CC2510Fx / CC2511Fx
WORTIME1 (0xA6) - Sleep Timer High Byte
Bit
Name
Reset
R/W
Description
7:0
WORTIME[15:8]
0x00
R
8 MSB of the16 bits selected from the 31-bit Sleep Timer according to the
setting of WORCTRL.WOR_RES[1:0]
WOREVT1 (0xA4) - Sleep Timer Event0 Timeout High
Bit
Field Name
Reset
R/W
Description
7:0
EVENT0[15:8]
0x87
R/W
High byte of Event 0 timeout register
Sleep Timer clocked by low power
RCOSC
Sleep Timer clocked by 32.768 kHz
crystal oscillator
750
1
⋅ EVENT0⋅25⋅WOR_ RES
tEvent0
=
⋅ EVENT0⋅ 25⋅WOR _ RES
tEvent0
=
fref
32768
WOREVT0 (0xA3) - Sleep Timer Event0 Timeout Low
Bit
Field Name
Reset
R/W
Description
7:0
EVENT0[7:0]
0x6B
R/W
Low byte of Event 0 timeout register
WORCTRL (0xA2) - Sleep Timer Control
Bit
7
Field Name
Reset
R/W
R0
Description
-
Not used
6:4
3
111
-
R/W
R0
Reserved. Always write 000
Not used
2
WOR_RESET
0
R0/W1 Reset timer. The timer will be reset to 4.
R/W Sleep Timer resolution
1:0
WOR_RES[1:0]
00
Controls the resolution and maximum timeout for the Sleep Timer. Adjusting
the resolution does not affect the clock cycle counter:
Setting
00
Resolution (1 LSB)
Bits selected from the 31-bit Sleep Timer
1 period
15:0
01
25 periods
20:5
10
210 periods
215 periods
25:10
30:15
11
WORIRQ (0xA1) - Sleep Timer Interrupt Control
Bit
7:6
5
Field Name
Reset
R/W
R0
Description
-
Not used
0
0
R/W
R/W
Reserved. Always write 0
Event 0 interrupt mask
4
EVENT0_MASK
0
1
Interrupt is disabled
Interrupt is enabled
3:2
1
-
R0
Not used
0
0
R/W0
R/W0
Reserved
0
EVENT0_FLAG
Event 0 interrupt flag
0
1
No interrupt is pending
Interrupt is pending
SWRS055F
Page 125 of 241