欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM3352BZCZD80 参数 Datasheet PDF下载

AM3352BZCZD80图片预览
型号: AM3352BZCZD80
PDF下载: 下载PDF文件 查看货源
内容描述: 的Sitara AM335x ARM Cortex-A8的微处理器(MPU ) [Sitara AM335x ARM Cortex-A8 Microprocessors (MPUs)]
分类和应用: 微控制器和处理器外围集成电路微处理器时钟
文件页数/大小: 236 页 / 2887 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号AM3352BZCZD80的Datasheet PDF文件第95页浏览型号AM3352BZCZD80的Datasheet PDF文件第96页浏览型号AM3352BZCZD80的Datasheet PDF文件第97页浏览型号AM3352BZCZD80的Datasheet PDF文件第98页浏览型号AM3352BZCZD80的Datasheet PDF文件第100页浏览型号AM3352BZCZD80的Datasheet PDF文件第101页浏览型号AM3352BZCZD80的Datasheet PDF文件第102页浏览型号AM3352BZCZD80的Datasheet PDF文件第103页  
AM3359, AM3358, AM3357  
AM3356, AM3354, AM3352  
www.ti.com  
SPRS717F OCTOBER 2011REVISED APRIL 2013  
4 Power and Clocking  
4.1 Power Supplies  
4.1.1 Power-Up Sequencing  
1.8V  
1.8V  
VDDS_RTC  
RTC_PWRONRSTn  
1.8V  
1.8V  
PMIC_POWER_EN  
All 1.8-V Supplies  
1.8V/1.5V/1.35V  
3.3V  
VDDS_DDR  
IO 3.3-V Supplies  
1.1V  
VDD_CORE, VDD_MPU  
PWRONRSTn  
CLK_M_OSC  
A. RTC_PWRONRSTn should be asserted for at least 1 ms to provide enough time for the internal RTC LDO output to  
reach a valid level before RTC reset is released.  
B. When using the ZCZ package option, VDD_MPU and VDD_CORE power inputs may be powered from the same  
source if the application only uses operating performance points (OPPs) that define a common power supply voltage  
for VDD_MPU and VDD_CORE. The ZCE package option has the VDD_MPU domain merged with the VDD_CORE  
domain.  
C. If a USB port is not used, the respective VDDA1P8V_USB terminal may be connected to any 1.8-V power supply and  
the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If the system does not have a  
3.3-V power supply, the VDDA3P3V_USB terminal may be connected to ground.  
D. If the system uses mDDR or DDR2 memory devices, VDDS_DDR can be ramped simultaneously with the other 1.8-V  
IO power supplies.  
E. VDDS_RTC can be ramped independent of other power supplies if PMIC_POWER_EN functionality is not required. If  
VDDS_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on  
VDD_CORE. The power sequence shown provides the lowest leakage option.  
F. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended  
sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the  
recommended sequence.  
Figure 4-1. Preferred Power-Supply Sequencing with Dual-Voltage IOs Configured as 3.3 V  
Copyright © 2011–2013, Texas Instruments Incorporated  
Power and Clocking  
99  
Submit Documentation Feedback  
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352  
 复制成功!