AM3359, AM3358, AM3357
AM3356, AM3354, AM3352
SPRS717F –OCTOBER 2011–REVISED APRIL 2013
www.ti.com
W_HOLD
(1−15)
R_SU
(0−31)
W_SU
(0−31)
R_HOLD
(1−15)
1
W_STROBE
(1−63)
R_STROBE
(1−63)
2
CS_DELAY
(0−3)
CS_DELAY
(0−3)
3
LCD_MEMORY_CLK
(MCLK) Sync Mode
19
6
6
6
6
LCD_MEMORY_CLK
(CS1) Async Mode
7
4
16
18
5
14
15
17
LCD_DATA[15:0]
Write Address
20
6
Read
Data
6
8
6
6
LCD_AC_BIAS_EN
(CS0)
7
8
LCD_VSYNC
(ALE)
9
10
11
10
LCD_HSYNC
(WS)
12
13
12
LCD_PCLK
(RS)
A. Intel mode can be configured to perform asynchronous operations or synchronous operations. When configured in
asynchronous mode, LCD_MEMORY_CLK is not required, so it performs the CS1 function. When configured in
synchronous mode, LCD_MEMORY_CLK performs the MCLK function. LCD_MEMORY_CLK is also shown as a
reference of the internal clock that sequences the other signals.
Figure 5-79. Micro-Interface Graphic Display Intel Read
200
Peripheral Information and Timings
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352
TI [ TEXAS INSTRUMENTS ]
