欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-89603012A 参数 Datasheet PDF下载

5962-89603012A图片预览
型号: 5962-89603012A
PDF下载: 下载PDF文件 查看货源
内容描述: 8位二进制计数器具有三态输出寄存器 [8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS]
分类和应用: 计数器触发器逻辑集成电路输出元件
文件页数/大小: 19 页 / 582 K
品牌: TI [ TEXAS INSTRUMENTS ]
 浏览型号5962-89603012A的Datasheet PDF文件第2页浏览型号5962-89603012A的Datasheet PDF文件第3页浏览型号5962-89603012A的Datasheet PDF文件第4页浏览型号5962-89603012A的Datasheet PDF文件第5页浏览型号5962-89603012A的Datasheet PDF文件第6页浏览型号5962-89603012A的Datasheet PDF文件第7页浏览型号5962-89603012A的Datasheet PDF文件第8页浏览型号5962-89603012A的Datasheet PDF文件第9页  
ꢀꢁ ꢂꢃ ꢄꢅ ꢂ ꢆꢇ ꢈ ꢉ ꢀꢁꢊ ꢃꢄ ꢅꢂ ꢆꢇ ꢈ  
ꢋ ꢌꢍꢎ ꢏ ꢍꢎ ꢁꢈꢐꢑ ꢅ ꢒꢓ ꢁ ꢏꢔ ꢐꢀ  
ꢕ ꢎꢏ ꢄ ꢖ ꢌꢀꢏꢈꢏ ꢔ ꢒ ꢓꢏ ꢗꢓꢏ ꢐꢔꢘ ꢎ ꢀ ꢏꢔ ꢐꢀ  
SCLS039F − DECEMBER 1982 − REVISED SEPTEMBER 2003  
D
D
2-V to 6-V V  
Operation  
D
D
D
D
6-mA Output Drive at 5 V  
Low Input Current of 1 µA Max  
8-Bit Counter With Register  
Counter Has Direct Clear  
CC  
High-Current 3-State Parallel Register  
Outputs Can Drive Up To 15 LSTTL Loads  
D
Low Power Consumption, 80-µA Max I  
Typical t = 14 ns  
pd  
CC  
D
SN54HC590A . . . J OR W PACKAGE  
SN74HC590A . . . D, DW, OR N PACKAGE  
(TOP VIEW)  
SN54HC590A . . . FK PACKAGE  
(TOP VIEW)  
Q
Q
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
B
3
2
1
20 19  
18  
Q
C
D
A
Q
OE  
RCLK  
NC  
CCKEN  
CCLK  
4
5
6
7
8
D
Q
OE  
Q
17  
16  
15  
14  
E
Q
RCLK  
E
NC  
Q
12 CCKEN  
F
Q
F
11  
10  
9
Q
CCLK  
CCLR  
RCO  
G
Q
G
Q
9 10 11 12 13  
H
GND  
NC − No internal connection  
description/ordering information  
The ’HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register  
has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary  
counter features direct clear (CCLR) and count-enable (CCKEN) inputs. A ripple-carry output (RCO) is provided  
for cascading. Expansion is accomplished easily for two stages by connecting RCO of the first stage to CCKEN  
of the second stage. Cascading for larger count chains can be accomplished by connecting RCO of each stage  
to the counter clock (CCLK) input of the following stage.  
CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together,  
the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock  
enable.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 250  
Tube of 40  
Reel of 2000  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC590AN  
SN74HC590AD  
SN74HC590ADR  
SN74HC590ADT  
SN74HC590ADW  
SN74HC590ADWR  
SNJ54HC590AJ  
SNJ54HC590AW  
SNJ54HC590AFK  
SN74HC590AN  
HC590A  
−40°C to 85°C  
SOIC − DW  
HC590A  
CDIP − J  
CFP − W  
LCCC - FK  
SNJ54HC590AJ  
SNJ54HC590AW  
SNJ54HC590AFK  
−55°C to 125°C  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢒ ꢛ ꢦ ꢞ ꢝꢩ ꢤꢣ ꢡꢢ ꢣꢝ ꢟꢦ ꢨꢚ ꢠꢛ ꢡ ꢡꢝ ꢰꢎ ꢱꢌ ꢗꢐ ꢲ ꢌꢖꢋꢂ ꢖꢂꢉ ꢠꢨꢨ ꢦꢠ ꢞ ꢠ ꢟꢥ ꢡꢥꢞ ꢢ ꢠ ꢞ ꢥ ꢡꢥ ꢢꢡꢥ ꢩ  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢯ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢪ  
ꢤ ꢛꢨ ꢥꢢꢢ ꢝ ꢡꢫꢥ ꢞ ꢭꢚ ꢢꢥ ꢛ ꢝꢡꢥ ꢩꢪ ꢒ ꢛ ꢠꢨ ꢨ ꢝ ꢡꢫꢥ ꢞ ꢦꢞ ꢝ ꢩꢤꢣ ꢡꢢ ꢉ ꢦꢞ ꢝ ꢩꢤꢣ ꢡꢚꢝ ꢛ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
 复制成功!