欢迎访问ic37.com |
会员登录 免费注册
发布采购

THC63LVD1023B 参数 Datasheet PDF下载

THC63LVD1023B图片预览
型号: THC63LVD1023B
PDF下载: 下载PDF文件 查看货源
内容描述: 160MHz的67Bits LVDS发送器 [160MHz 67Bits LVDS Transmitter]
分类和应用:
文件页数/大小: 26 页 / 174 K
品牌: THINE [ THINE ELECTRONICS, INC. ]
 浏览型号THC63LVD1023B的Datasheet PDF文件第1页浏览型号THC63LVD1023B的Datasheet PDF文件第2页浏览型号THC63LVD1023B的Datasheet PDF文件第3页浏览型号THC63LVD1023B的Datasheet PDF文件第4页浏览型号THC63LVD1023B的Datasheet PDF文件第6页浏览型号THC63LVD1023B的Datasheet PDF文件第7页浏览型号THC63LVD1023B的Datasheet PDF文件第8页浏览型号THC63LVD1023B的Datasheet PDF文件第9页  
THC63LVD1023B _Rev.3.0_E
Pin Name
ASYNC=L
ASYNC=H
Pin #
Type
Description
The use of these multi-function depends on the setting
of MODE<1:0> or ASYNC.
ASYNC=H(MODE<1:0>=Don’t care.)
H: Cross point switching enable.
L: Cross point switching disable.
MODE2
(See Fig.5)
ASYNC=L
27
IN
MODE<1:0>=HH(Single-in/Single-out Mode)
H: Distribution function enable.
L: Distribution function disable.
MODE<1:0>=HL(Single-in/Dual-out Mode)
H: DDR (Double Edge input) function enable.
L: DDR (Double Edge input) function disable.
Input port switching function enable when
MODE<1:0>=HL(Single-in/Dual-out Mode).
MODE3
23
IN
H or Open: Port switch disable.
L: Port switch enable.
Asynchronous function enable.
ASYNC
28
IN
H: Asynchronous mode enable.(MODE<1:0>=Disable)
L: Asynchronous mode disable.(MODE<1:0>=Enable)
/PDWN
30
IN
H: Normal operation,
L: Power down (all outputs are Hi-Z)
PRBS (Pseudo-Random Binary Sequence) generator
is active in order to evaluate eye patterns when
MODE<1:0> = LL (Dual-in/Dual-out mode) or
ASYNC=H
H: PRBS generator is enable.
L: Normal Operation
Reserved
N/C
VCC
32
29, 33, 109
3, 13, 82, 93,
104, 113,
125, 137
4, 14, 83, 94,
105, 114,
126, 138
43, 49, 55,
61, 67
37, 42, 48,
54, 60, 66, 72
35, 74
34, 36, 73, 75
Power
IN
Must be tied to GND.
Must be Open.
Power Supply Pins for TTL inputs and digital circuitry.
PRBS
*2
31
IN
GND
LVCC
LGND
PVCC
PGND
Ground
Power
Ground
Power
Ground
Ground Pins for TTL inputs and digital circuitry.
Power Supply Pins for LVDS Outputs.
Ground Pins for LVDS Outputs.
Power Supply Pins for PLL circuitry.
Ground Pins for PLL circuitry.
*
2: Setting the PRBS pin high enables the internal test pattern generator. It generates Pseudo-Random Bit Sequence of
2
23
-1. The generated PRBS is fed into input data latches, formatted as VGA video like data, encoded and serialized
into TXOUT output. This function is normally to be used for analyzing the signal integrity of the transmission
channel including PCB traces, connectors, and cables.
Copyright©2011 THine Electronics, Inc.
5/26
THine Electronics, Inc.