欢迎访问ic37.com |
会员登录 免费注册
发布采购

78Q2120C 参数 Datasheet PDF下载

78Q2120C图片预览
型号: 78Q2120C
PDF下载: 下载PDF文件 查看货源
内容描述: 10 / 100BASE -TX收发器 [10/100BASE-TX Transceiver]
分类和应用: 局域网(LAN)标准
文件页数/大小: 35 页 / 589 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号78Q2120C的Datasheet PDF文件第8页浏览型号78Q2120C的Datasheet PDF文件第9页浏览型号78Q2120C的Datasheet PDF文件第10页浏览型号78Q2120C的Datasheet PDF文件第11页浏览型号78Q2120C的Datasheet PDF文件第13页浏览型号78Q2120C的Datasheet PDF文件第14页浏览型号78Q2120C的Datasheet PDF文件第15页浏览型号78Q2120C的Datasheet PDF文件第16页  
78Q2120C  
10/100BASE-TX  
Transceiver  
MR0: Control Register (continued)  
BIT  
0.8  
SYMBOL TYPE DEFAULT DESCRIPTION  
DUPLEX  
R/W  
(1)  
Duplex Mode: This bit determines whether the device supports full-  
duplex or half-duplex. A ‘1’ indicates full-duplex operation and a ‘0’  
indicates half-duplex. This bit will default to ‘0’ upon reset and will  
be writeable if the TECH[2:0] pins are all logic zero and auto-  
negotiation is not enabled. If auto-negotiation is not enabled and  
the TECH[2:0] pins are set to indicate that only full-duplex is  
supported, this bit will be forced to ‘1’ and will not be writeable. If  
auto-negotiation is not enabled and the TECH[2:0] pins are set to  
indicate that only half-duplex is supported, this bit will be forced to  
‘0’ and will not be writeable. When auto-negotiation is enabled, this  
bit will not be writeable and will have no effect on the device. If the  
TECH[2:0] pins are brought to zero from another value, this bit will  
retain its original value until it is overwritten.  
0.7  
COLT  
RSVD  
R/W  
R
0
0
Collision Test: When this bit is set to ‘1’, the device will assert the  
COL signal in response to the assertion of the TX_EN signal.  
Collision test is disabled if the PCSBP pin is high. Collision test can  
be activated regardless of the duplex mode of operation.  
0.6:0  
Reserved  
MR1: Status Register  
Bits 1.15 through 1.11 reflect the ability of the 78Q2120C as configured by the TECH[2:0] pins. They do not  
reflect any ability changes made via the MII Management interface to bits 0.13 (SPEEDSL) , 0.12 (ANEGEN) and  
0.8 (DUPLEX).  
BIT  
1.15  
SYMBOL TYPE DEFAULT DESCRIPTION  
100T4  
R
0
100BASE-T4 Ability: Reads ‘0’ to indicate the 78Q2120C does not  
support 100Base-T4 mode.  
1.14  
1.13  
1.12  
1.11  
1.10  
100X_F  
R
(1)  
100BASE-TX Full Duplex Ability:  
0 : Not able  
1 : Able  
100X_H  
10T_F  
R
R
R
R
(1)  
(1)  
(1)  
0
100BASE-TX Half Duplex Ability:  
0 : Not able  
1 : Able  
10BASE-T Full Duplex Ability:  
0 : Not able  
1 : Able  
10T_H  
10BASE-T Half Duplex Ability:  
0 : Not able  
1 : Able  
100T2_F  
100BASE-T2 Full Duplex Ability:  
Reads ‘0’ to indicate the  
78Q2120C does not support 100Base-T2 full duplex mode.  
Page: 12 of 35  
© 2009 Teridian Semiconductor Corporation  
Rev 1.3