欢迎访问ic37.com |
会员登录 免费注册
发布采购

73S1217F-IMR/F 参数 Datasheet PDF下载

73S1217F-IMR/F图片预览
型号: 73S1217F-IMR/F
PDF下载: 下载PDF文件 查看货源
内容描述: 总线供电80515的系统级芯片, USB , ISO 7816 / EMV ,密码键盘和更多 [Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More]
分类和应用: 多功能外围设备微控制器和处理器时钟
文件页数/大小: 140 页 / 1066 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73S1217F-IMR/F的Datasheet PDF文件第54页浏览型号73S1217F-IMR/F的Datasheet PDF文件第55页浏览型号73S1217F-IMR/F的Datasheet PDF文件第56页浏览型号73S1217F-IMR/F的Datasheet PDF文件第57页浏览型号73S1217F-IMR/F的Datasheet PDF文件第59页浏览型号73S1217F-IMR/F的Datasheet PDF文件第60页浏览型号73S1217F-IMR/F的Datasheet PDF文件第61页浏览型号73S1217F-IMR/F的Datasheet PDF文件第62页  
73S1217F Data Sheet  
DS_1217F_002  
External Interrupt Control Register (INT6Ctl): 0xFF95 Å 0x00  
Table 60: The INT6Ctl Register  
MSB  
LSB  
VFTIEN VFTINT I2CIEN I2CINT ANIEN ANINT  
Bit  
Symbol  
Function  
INT6Ctl.7  
INT6Ctl.6  
INT6Ctl.5  
INT6Ctl.4  
INT6Ctl.3  
INT6Ctl.2  
VFTIEN  
VFTINT  
I2CIEN  
I2CINT  
VDD fault interrupt enable.  
VDD fault interrupt flag.  
I2C interrupt enabled.  
I2C interrupt flag.  
If ANIEN = 1 Analog Compare event interrupt is enabled. When  
masked (ANIEN = 0), ANINT (bit 0) may be set, but no interrupt is  
generated.  
INT6Ctl.1  
INT6Ctl.0  
ANIEN  
ANINT  
(Read Only) Set when the selected ANA_IN signal changes with  
respect to the selected threshold if Compare_Enable is asserted.  
Cleared on read of register.  
58  
Rev. 1.2  
 
 复制成功!