欢迎访问ic37.com |
会员登录 免费注册
发布采购

73K324BL-IH/F 参数 Datasheet PDF下载

73K324BL-IH/F图片预览
型号: 73K324BL-IH/F
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片调制解调器瓦特/集成混合 [Single-Chip Modem w/ Integrated Hybrid]
分类和应用: 调制解调器电信集成电路电信电路
文件页数/大小: 34 页 / 205 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73K324BL-IH/F的Datasheet PDF文件第9页浏览型号73K324BL-IH/F的Datasheet PDF文件第10页浏览型号73K324BL-IH/F的Datasheet PDF文件第11页浏览型号73K324BL-IH/F的Datasheet PDF文件第12页浏览型号73K324BL-IH/F的Datasheet PDF文件第14页浏览型号73K324BL-IH/F的Datasheet PDF文件第15页浏览型号73K324BL-IH/F的Datasheet PDF文件第16页浏览型号73K324BL-IH/F的Datasheet PDF文件第17页  
73K324BL  
CCITT V.22bis,V.23,V.22,V.21, Bell 212A  
Single-Chip Modem w/ Integrated Hybrid  
DATA SHEET  
CONTROL REGISTER 1  
D7 D6  
CR0 MODUL. MODUL. MODUL. TRANSMIT TRANSMIT TRANSMIT TRANSMIT  
D5  
D4  
D3  
D2  
D1  
D0  
ANSWER/  
000 OPTION TYPE 1  
TYPE 0  
CONDITION  
D1 D0  
MODE 2  
MODE 1  
DESCRIPTION  
MODE 0  
ENABLE  
ORIGINATE  
BIT  
NAME  
D0, D1  
Test Mode  
0
0
0
1
Selects normal operating mode.  
Analog loopback mode. Loops the transmitted analog  
signal back to the receiver, and causes the receiver to  
use the same carrier frequency as the transmitter. To  
squelch the TXA pin, transmit enable bit as well as Tone  
Register bit D2 must be low.  
1
1
0
Selects remote digital loopback. Received data is looped  
back to transmit data internally, and RXD is forced to a  
mark. Data on TXD is ignored.  
1
Selects local digital loopback. Internally loops TXD back  
to RXD and continues to transmit data carrier at TXA pin  
D2  
Reset  
0
1
Selects Normal Operations  
Resets modem to power-down state. All Control  
Register bits (CR0, CR1, CR2, CR3 and tone) are reset  
to zero except CR3 bit D2. The output of the clock pin  
will be set to the crystal frequency.  
D3  
D4  
Clock Control  
0
1
Selects 11.0592 MHz crystal echo output at CLK pin.  
Selects 16 times the data rate output at CLK pin in  
DPSK/QAM modes only.  
Bypass  
Scrambler  
0
1
Selects normal operation. DPSK and QAM data is  
passed through scrambler.  
Selects Scrambler bypass. Bypass DPSK and QAM  
data is route around scrambler in the transmit path.  
D5  
Enable Detect  
Interrupt  
0
1
Disables interrupt at INT pin. All interrupts are normally  
disabled in power-down mode.  
Enables INT output. An interrupt will be generated with a  
change in status of DR bits D1- D4 and D6. The answer  
tone and call progress detect interrupts are masked  
when the TX enable bit is set. Carrier detect is masked  
when TXDTMF is activated. All interrupts will be disable  
if the device is in power-down mode.  
D7 D6  
D6, D7  
Transmit  
Pattern  
0
0
Selects normal data transmission as controlled by the  
state of the TXD pin.  
0
1
Selects an alternating mar/space transmit pattern for  
modem testing and handshaking. Also used for S1  
pattern generation (see CR2 bit D4).  
1
1
0
1
Selects a constant mark transmit pattern.  
Selects a constant space transmit pattern.  
Page: 13 of 34  
© 2005, 2008 TERIDIAN Semiconductor Corporation  
Rev 6.1  
 复制成功!