71M6515H
A Maxim Integrated Products Brand
Energy Meter IC
DATA SHEET
JULY 2011
The minimum combined cycle time for CE and post-processor is 400ms, which makes the maximum frequency for the IRQZ
signal 2.5Hz.
If the 71M6515H is interfacing to an external DSP (typically, but not necessarily through the SSI interface), the host may turn
off post-processing by setting the CE_ONLY bit in the CONFIG word. This will permit setting SUM_CYCLES below its
recommended lower limit of 24. SUM_CYCLES may then be reduced to 1, creating an accumulation interval of only 42 samples.
The outputs available in CE only mode are limited to temperature, frequency, voltage phases, input signal zero crossings, plus
WSUM and VARSUM for each phase and VSQSUM, ISQSUM, and ISQFRACT for each phase.
Pulse Generators
The chip contains four pulse generators connected to the pins PULSEW, PULSER, PULSE3, and PULSE4 that create low
jitter pulses from 32-bit data. The peak time jitter for PULSEW and PULSER is the 397µs MUX frame period, and is
independent of the rate of the generator or the length of time the generator is monitored. Thus, if the pulse generator is
monitored for 1 second, the peak jitter is 400PPM. After 10 seconds, the peak jitter is 40PPM.
PULSE3 and PULSE4 are updated at a slower rate and have four times higher jitter, i.e. 160PPM after 10 seconds.
The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it will simply
output at its maximum rate without exhibiting any roll-over characteristics.
Pulse generator inputs may be from three sources:
•
•
•
Internal (directly from the CE), PULSEW and PULSER only
External (controlled by the host writing to registers APULSEW, APULSER, APULSE3, APULSE4)
Post-processed values
The source is selected individually for each pulse output with the PULSEW_SRC, PULSER_SRC, PULSE3_SRC, and PULSE4_SRC
registers. Figure 7 shows internal pulse generation for the PULSEW output selected by writing the value 35 into the
PULSEW_SRC register.
35: WSUM
CE
0: WSUM
1: WASUM
2: WBSUM
3: WCSUM
4: VARSUM
PULSEW
OUTPUT
35
PULSEW_SRC
34: VAR2SUM_E
36: APULSEW
HOST
Figure 7: Internal Pulse Generation Selected in the PULSEW_SRC Register
Page: 17 of 60
© 2005−2011 Teridian Semiconductor Corporation
1.6
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
