71M6533/71M6534 Data Sheet
FDS_6533_6534_004
There is no correlation between the line signal frequency and the choice of PRE_SAMPS or SUM_CYCLES
(even though when SUM_CYCLES = 42, one set of SUM_CYCLES happens to sample a period of 16.6 ms).
Furthermore, sampling does not have to start when the line voltage crosses the zero line, and the length
of the accumulation interval need not be an integer multiple of the signal cycles.
18
© 2007-2009 TERIDIAN Semiconductor Corporation
v1.1