FDS_6533_6534_004
71M6533/71M6534 Data Sheet
5.5.5 SPI Slave Port (MISSION Mode)
Table 85: SPI Slave Port (MISSION Mode) Timing
Parameter
tSPIcyc PCLK cycle time
tSPILead Enable lead time
tSPILag Enable lag time
Condition
Min
1
Typ
Max
Unit
µs
15
0
ns
ns
tSPIW
PCLK pulse width:
High
Low
40
40
2
ns
ns
ns
tSPISCK PCSZ to first PCLK fall
Ignore if PCLK is low
when PCSZ falls.
tSPIDIS Disable time
0
ns
ns
ns
ns
tSPIEV PCLK to Data Out
tSPISU Data input setup time
15
10
5
tSPIH
Data input hold time
PCSZ
tSPILead
tSPIcyc
tSPILag
PCLK
tSPIW
tSPIEV
tSPIW
tSPIDIS
tSPISCK
PSDO
PSDI
MSB OUT
LSB OUT
tSPIH
MSB IN
LSB IN
Figure 45: SPI Slave Port (MISSION Mode) Timing
5.5.5.1 Electrical Specification Footnotes
1. This spec will be guaranteed and verified in production samples, but will not be measured in produc-
tion.
2. This spec will be guaranteed and verified in production samples, but will be measured in production
only at DC.
3. This spec will be measured in production at the limits of the specified operating temperature.
4. This spec defines a nominal relationship rather than a measured parameter. Correct circuit operation
will be verified with other specs that use this nominal relationship as a reference.
v1.1
© 2007-2009 TERIDIAN Semiconductor Corporation
111
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
