欢迎访问ic37.com |
会员登录 免费注册
发布采购

71M6521DE-IGT/F 参数 Datasheet PDF下载

71M6521DE-IGT/F图片预览
型号: 71M6521DE-IGT/F
PDF下载: 下载PDF文件 查看货源
内容描述: 电能计量IC [Energy Meter IC]
分类和应用: 模拟IC信号电路
文件页数/大小: 101 页 / 1677 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号71M6521DE-IGT/F的Datasheet PDF文件第36页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第37页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第38页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第39页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第41页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第42页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第43页浏览型号71M6521DE-IGT/F的Datasheet PDF文件第44页  
71M6521DE/71M6521FE  
Energy Meter IC  
DATASHEET  
JANUARY 2008  
DIO  
PB  
62 57  
65 60  
1
2
3
3
2
3
-
5
3
4
5
6
7
8
9
10 11 12 13 14 15  
Pin no. (64 LQFP)  
Pin no. (68 QFN)  
37 38 39 40 41 42 43 44  
39 40 41 42 43 44 45 46  
4
--  
--  
--  
--  
--  
--  
20 21  
21 22  
0
1
5
6
7
0
1
2
3
6
7
Data Register  
DIO0=P0 (SFR 0x80)  
2
DIO_DIR0 (SFR 0xA2)  
DIO1=P1 (SFR 0x90)  
-- --  
DIO_DIR1 (SFR 0x91)  
0
1
3
4
5
6
7
0
1
2
3
6
7
Direction Register  
Internal Resources  
Configurable  
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
-- --  
--  
--  
DIO  
16 17 18 19 20 21 22 23  
Pin no. (64 LQFP)  
Pin no. (68 QFN)  
22 12  
23 13  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
--  
24 47 68  
3
0
1
4
5
Data Register  
DIO2=P2 (SFR 0xA0)  
--  
DIO_DIR2 (SFR 0xA1)  
0
1
3
4
5
Direction Register  
Internal Resources  
Configurable  
N
N
--  
N
N
N
--  
--  
Table 54: Data/Direction Registers and Internal Resources for DIO Pin Groups  
DIO_DIR [n]  
0
1
DIO Pin n Function  
Input  
Output  
Table 55: DIO_DIR Control Bit  
Additionally, if DIO6 and DIO7 are declared outputs, they can be configured as dedicated pulse outputs (WPULSE = DIO6,  
VARPULSE = DIO7) using DIO_PW and DIO_PV registers. In this case, DIO6 and DIO7 are under CE control. DIO4 and DIO5  
can be configured to implement the EEPROM Interface.  
The PB pin is a dedicated digital input. If the optical UART is not used, OPT_TX and OPT_RX can be configured as dedicated  
DIO pins (DIO1, DIO2, see Optical Interface section).  
A 3-bit configuration word, I/O RAM register, DIO_Rx (0x2009[2:0] through 0x200E[6:4]) can be used for certain pins, when  
configured as DIO, to individually assign an internal resource such as an interrupt or a timer control (see Table 54 for DIO pins  
available for this option). This way, DIO pins can be tracked even if they are configured as outputs.  
Tracking DIO pins configured as outputs is useful for pulse counting without external hardware.  
When driving LEDs, relay coils etc., the DIO pins should sink the current into GNDD (as shown in Figure 8,  
right), not source it from V3P3D (as shown in Figure 8, left). This is due to the resistance of the internal  
switch that connects V3P3D to either V3P3SYS or VBAT.  
When configured as inputs, the dual-function (DIO/SEG) pins should not be pulled above V3P3SYS in  
MISSION and above VBAT in LCD and BROWNOUT modes. Doing so will distort the LCD waveforms of the  
other pins. This limitation applies to any pin that can be configured as a LCD driver.  
The control resources selectable for the DIO pins are listed in Table 56. If more than one input is connected to the same  
resource, the resources are combined using a logical OR.  
Page: 40 of 101  
© 2005-2008 TERIDIAN Semiconductor Corporation  
v1.0  
 
 
 
 复制成功!