欢迎访问ic37.com |
会员登录 免费注册
发布采购

TAS2521IRGER 参数 Datasheet PDF下载

TAS2521IRGER图片预览
型号: TAS2521IRGER
PDF下载: 下载PDF文件 查看货源
内容描述: 数字量输入D类扬声器放大器具有嵌入式miniDSP和单声道耳机放大器 [Digital Input Class-D Speaker Amplifier with Embedded miniDSP and mono headphone amplifier]
分类和应用: 放大器
文件页数/大小: 35 页 / 1094 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号TAS2521IRGER的Datasheet PDF文件第1页浏览型号TAS2521IRGER的Datasheet PDF文件第2页浏览型号TAS2521IRGER的Datasheet PDF文件第4页浏览型号TAS2521IRGER的Datasheet PDF文件第5页浏览型号TAS2521IRGER的Datasheet PDF文件第6页浏览型号TAS2521IRGER的Datasheet PDF文件第7页浏览型号TAS2521IRGER的Datasheet PDF文件第8页浏览型号TAS2521IRGER的Datasheet PDF文件第9页  
SLAS687A – FEBRUARY 2013 – REVISED FEBRUARY 2013
2 PACKAGE AND SIGNAL DESCRIPTIONS
2.1
Package/Ordering Information
PRODUCT
PACKAGE
PACKAGE
DESIGNATOR
RGE
OPERATING
TEMPERATURE
RANGE
–40°C to 85°C
ORDERING NUMBER
TAS2521IRGET
TAS2521IRGER
TRANSPORT MEDIA,
QUANTITY
Tape and reel, 250
Tape and reel, 3000
TAS2521
QFN-24
2.2
Device Information
RGE PACKAGE
(TOP VIEW)
SDA/MOSI
20
SCL/SSZ
19
18
17
16
15
14
7
AVDD
8
LDO_SEL
9
SPKM
10
SPKVDD
11
SPKVSS
13
12
SPKP
IOVDD
DVDD
DVSS
24
SPI_SEL
RST
AINL
AINR
HPOUT
AVSS
1
2
3
4
5
6
23 22
21
SCLK
GPIO/DOUT
MISO
MCLK
BCLK
WCLK
DIN
Table 2-1. RGE PIN FUNCTIONS
PIN
NAME
SPI_SEL
RST
AINL
AINR
HPOUT
AVSS
AVDD
LDO_SEL
SPKM
SPKVDD
SPKVSS
SPKP
DIN
WCLK
BCLK
MCLK
(1)
NO.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
I/O
(1)
I
I
I
I
O
GND
PWR
I
O
PWR
PWR
O
I
I/O
I/O
I
DESCRIPTION
Selects between SPI and I2C digital interface modes; (1 = SPI mode) (0 = I2C mode)
Reset for logic, state machines, and digital filters; asserted LOW.
Analog single-ended line left input
Analog single-ended line right input
Headphone and Lineout Driver Output
Analog Ground, 0V
Analog Core Supply Voltage, 1.5V - 1.95V, tied internally to the LDO output
Select Pin for LDO; ties to either SPKVDD or SPKVSS
Class-D speaker driver inverting output
Class-D speaker driver power supply
Class-D speaker driver power supply ground supply
Class-D speaker driver non-inverting output
Audio Serial Data Bus Input Data
Audio Serial Data Bus Word Clock
Audio Serial Data Bus Bit Clock
Master CLK Input / Reference CLK for CLK Multiplier - PLL (On startup PLLCLK = CLKIN)
I = Input, O = Output, GND = Ground, PWR = Power, Z = High Impedance
PACKAGE AND SIGNAL DESCRIPTIONS
Product Folder Links:
3
Copyright © 2013, Texas Instruments Incorporated