欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2510F8RSP 参数 Datasheet PDF下载

CC2510F8RSP图片预览
型号: CC2510F8RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器, 2.4 GHz射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 244 页 / 2899 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2510F8RSP的Datasheet PDF文件第86页浏览型号CC2510F8RSP的Datasheet PDF文件第87页浏览型号CC2510F8RSP的Datasheet PDF文件第88页浏览型号CC2510F8RSP的Datasheet PDF文件第89页浏览型号CC2510F8RSP的Datasheet PDF文件第91页浏览型号CC2510F8RSP的Datasheet PDF文件第92页浏览型号CC2510F8RSP的Datasheet PDF文件第93页浏览型号CC2510F8RSP的Datasheet PDF文件第94页  
C2510Fx / CC2511Fx  
Periphery /  
Function  
P0  
P1  
7
P2  
712  
612  
5
4
3
2
1
0
6
5
4
3
2
1
0
4
3
2
1
0
ADC  
A7  
A6  
A5  
C
A4  
SS  
A3  
M0  
A2  
MI  
A1  
A0  
USART0 Alt. 1  
SPI  
Alt. 2  
MO  
TX  
C
MI  
C
SS  
CT  
USART0 Alt. 1  
UART Alt. 2  
RT  
MI  
CT  
M0  
TX  
2
TX  
C
RX  
SS  
CT  
0
RX  
SS  
CT  
RT  
USART1 Alt. 1  
SPI  
Alt. 2  
MI  
M0  
TX  
USART1 Alt. 1  
UART Alt. 2  
RX  
RT  
1
RX  
RT  
TIMER1 Alt. 1  
Alt. 2  
0
1
1
2
0
TIMER3 Alt. 1  
Alt. 2  
1
0
1
0
TIMER4 Alt. 1  
Alt. 2  
1
0
I2S  
Alt. 1  
Alt. 2  
CK  
WS  
RX  
TX  
CK  
Q1  
WS  
DC  
RX  
DD  
TX  
32.768 kHz  
XOSC  
Q2  
DEBUG  
Table 50: Peripheral I/O Pin Mapping  
13.4.6.1 USART0  
than two peripherals to the same pin locations,  
as P2DIR.PRIP0 will not give a conclusive  
order of precedence if more than two  
peripherals are in conflict on a pin.  
The SFR bit PERCFG.U0CFG selects whether  
to use alternative 1 or alternative 2 locations.  
In Table 50, the USART0 signals are shown  
as follows:  
P2SEL.PRI3P1,  
P2SEL.PRI2P1,  
P2SEL.PRI1P1, and P2SEL.PRI0P1 select  
the order of precedence when assigning two,  
and in some cases three, peripherals to P1.  
An example is if both the USARTs are assign  
to P1 together with Timer 1 (channel 2, 1, and  
0). By setting both PRI3P1 and PRI0P1 to 0,  
USART0 will have precedence. Note that if  
USART0 is configured to operate in UART  
mode with hardware flow control disabled,  
USART1 can still use P1_7 and P1_6, while  
Timer 1 can use P1_2, P1_1, and P1_0. Also  
on P1 it is the user’s responsibility to make  
sure that there is a conclusive order of  
precedence based on the PERCFGand P2SEL  
settings.  
SPI:  
SCK: C  
SSN: SS13  
MOSI: MO  
MISO: MI  
UART:  
RXDATA: RX  
TXDATA: TX  
RTS: RT  
CTS: CT  
P2DIR.PRIP0  
selects  
the  
order  
of  
13.4.6.2 USART1  
precedence when assigning two peripherals to  
the same pin location on P0. When set to 00,  
USART0 has precedence if both USART0 and  
USART1 are assigned to the same pins. Note  
that if USART0 is configured to operate in  
UART mode with hardware flow control  
disabled, USART1 or timer 1 will have  
precedence to use ports P0_4 and P0_5. It is  
the user’s responsibility to not assign more  
The SFR bit PERCFG.U1CFG selects whether  
to use alternative 1 or alternative 2 locations.  
In Table 50, the USART1 signals are shown  
as follows:  
SPI:  
SCK: C  
SWRS055D  
Page 90 of 243  
 
 
 
 
 
 复制成功!