欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2510F8RSP 参数 Datasheet PDF下载

CC2510F8RSP图片预览
型号: CC2510F8RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器, 2.4 GHz射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 244 页 / 2899 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2510F8RSP的Datasheet PDF文件第64页浏览型号CC2510F8RSP的Datasheet PDF文件第65页浏览型号CC2510F8RSP的Datasheet PDF文件第66页浏览型号CC2510F8RSP的Datasheet PDF文件第67页浏览型号CC2510F8RSP的Datasheet PDF文件第69页浏览型号CC2510F8RSP的Datasheet PDF文件第70页浏览型号CC2510F8RSP的Datasheet PDF文件第71页浏览型号CC2510F8RSP的Datasheet PDF文件第72页  
C2510Fx / CC2511Fx  
Interrupt Number  
Interrupt Name  
0
RFTXRX  
16  
8
RF  
Polling sequence  
DMA  
1
ADC  
9
T1  
2
URX0  
10  
3
T2  
URX1 / I2SRX  
11  
4
T3  
ENC  
12  
5
T4  
ST  
13  
6
P0INT / (USB Resume)  
P2INT / USB  
UTX0  
7
14  
15  
17  
URX1 / I2STX  
P1INT  
WDT  
Table 43: Interrupt Polling Sequence  
12 Debug Interface  
The debug interface uses the I/O pins P2_1 as  
Debug Data and P2_2 as Debug Clock during  
Debug mode. These I/O pins can be used as  
general purpose I/O only while the device is  
not in Debug mode. Thus the debug interface  
does not interfere with any peripheral I/O pins.  
The CC2510Fx/CC2511Fx includes an on-chip  
debug module which communicates over a  
two-wire interface. The debug interface allows  
programming of the on-chip flash. It also  
provides access to memory and registers  
contents, and debug features such as  
breakpoints, single-stepping, and register  
modification.  
12.1 Debug Mode  
Debug mode is entered by forcing two rising  
edge transitions on pin P2_2 (Debug Clock)  
while the RESET_N input is held low.  
Note: Debugging of PM2 and PM3 is not  
supported. Also note that CLKCON.CLKSPD  
must be 000 or 001 when using the debug  
interface  
While in Debug mode pin P2_1 is the Debug  
Data bi-directional pin and P2_2 is the Debug  
Clock input pin.  
12.2 Debug Communication  
The debug interface uses an SPI-like two-wire  
interface consisting of the P2_1 (Debug Data)  
and P2_2 (Debug Clock) pins. Data is driven  
on the bi-directional Debug Data pin at the  
positive edge of Debug Clock and data is  
sampled on the negative edge of this clock.  
Debug commands are sent by an external host  
and consist of 1 to 4 output bytes (including  
SWRS055D  
Page 68 of 243