欢迎访问ic37.com |
会员登录 免费注册
发布采购

CC2510F8RSP 参数 Datasheet PDF下载

CC2510F8RSP图片预览
型号: CC2510F8RSP
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗的SoC (系统级芯片)与MCU,存储器, 2.4 GHz射频收发器和USB控制器 [Low-Power SoC (System-on-Chip) with MCU, Memory, 2.4 GHz RF Transceiver, and USB Controller]
分类和应用: 存储射频控制器
文件页数/大小: 244 页 / 2899 K
品牌: TAOS [ TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS ]
 浏览型号CC2510F8RSP的Datasheet PDF文件第150页浏览型号CC2510F8RSP的Datasheet PDF文件第151页浏览型号CC2510F8RSP的Datasheet PDF文件第152页浏览型号CC2510F8RSP的Datasheet PDF文件第153页浏览型号CC2510F8RSP的Datasheet PDF文件第155页浏览型号CC2510F8RSP的Datasheet PDF文件第156页浏览型号CC2510F8RSP的Datasheet PDF文件第157页浏览型号CC2510F8RSP的Datasheet PDF文件第158页  
C2510Fx / CC2511Fx  
13.14.2.3 Slave Select pin (SSN)  
end of the byte sent / received. If this is not the  
case, the next received byte will be corrupted.  
If there is a rising edge on SSN in the middle  
of a byte, this should be followed by a USART  
flush to avoid corruption of the following byte.  
When the USART is operating in SPI slave  
mode, a 4-wire interface is used with the Slave  
Select (SSN) pin as an input to the SPI (edge  
controlled). The SPI slave becomes active  
after a falling edge on SSN and will receive  
data on the MOSI input and send data on the  
MISO output. After a rising edge on SSN, the  
SPI slave is inactive and will not receive data.  
Note that the MISO output is not tri-stated  
when the SPI slave is inactive. Also note that  
the rising edge on SSN must be aligned to the  
In SPI master mode, the SSN pin is not used.  
When the USART operates as an SPI master  
and a slave select signal is needed by an  
external SPI slave device, a general purpose  
I/O pin should be used to implement the slave  
select signal function in software.  
Figure 40: SPI Dataflow  
13.14.3  
Baud Rate Generation  
where F is the system clock frequency set by  
the selected system clock source.  
An internal baud rate generator set up the  
UART baud rate when operating in UART  
mode and the SPI master clock frequency  
when operating in SPI mode.  
The register values required for standard baud  
rates are shown in Table 55 (F = 26 MHz) and  
Table 56 (24 MHz). The tables also give the  
difference in actual baud rate to standard baud  
rate value as a percentage error.  
The  
UxBAUD.BAUD_M[7:0]  
and  
UxGCR.BAUD_E[4:0] registers define the  
baud rate used for UART transfers and the  
rate of the serial clock (SCK) for SPI transfers.  
The baud rate is given by the following  
equation:  
The maximum baud rate for UART mode is  
F/16  
(UxGCR.BAUD_E[4:0]=16  
and  
UxBAUD.BAUD_M[7:0]=0).  
The maximum baud rate for SPI master mode  
(256 + BAUD _ M )2BAUD _ E  
and  
thus  
SCK  
frequency  
is  
F/8  
and  
Baudrate =  
F  
(UxGCR.BAUD_E[4:0]=17  
228  
SWRS055D  
Page 154 of 243  
 复制成功!