C2510Fx / CC2511Fx
The interrupt enables and flags are
summarized below.
buffer, UxDBUF, as source or destination
address.
Interrupt enable bits:
Note: For systems requiring setting
UxGDR.CPHA=1, the DMA can not be
used.
• USART0 RX : IEN0.URX0IE
• USART1 RX : IEN0.URX1IE
• USART0 TX : IEN2.UTX0IE
• USART1 TX : IEN2.UTX1IE
Interrupt flags:
Refer to Table 51 on Page 105 for an overview
of the DMA triggers.
13.14.7
USART Registers
The registers for the USART are described in
this section. For each USART there are five
registers consisting of the following (x refers to
USART number i.e. 0 or 1):
• USART0 RX : TCON.URX0IF
• USART1 RX : TCON.URX1IF
• USART0 TX : IRCON2.UTX0IF
• USART1 TX : IRCON2.UTX1IF
•
•
•
•
UxCSRUSART x Control and Status
UxUCRUSART x UART Control
UxGCRUSART x Generic Control
13.14.6
USART DMA Triggers
There are two DMA triggers associated with
each USART (URX0, UTX0, URX1, and
UTX1). The DMA triggers are activated by RX
complete and TX complete events i.e. the
same events that might generate USART
interrupt requests. A DMA channel can be
configured using a USART Receive/transmit
UxDBUF USART x Receive/Transmit
Data Buffer
•
UxBAUDUSART x Baud Rate Control
SWRS055D
Page 156 of 243