欢迎访问ic37.com |
会员登录 免费注册
发布采购

SM79108_06 参数 Datasheet PDF下载

SM79108_06图片预览
型号: SM79108_06
PDF下载: 下载PDF文件 查看货源
内容描述: 8 - 位微控制器,具有8KB闪存和256字节RAM的嵌入式 [8 - Bit Micro-controller with 8KB flash & 256 Bytes RAM embedded]
分类和应用: 闪存微控制器
文件页数/大小: 25 页 / 494 K
品牌: SYNCMOS [ SYNCMOS TECHNOLOGIES,INC ]
 浏览型号SM79108_06的Datasheet PDF文件第15页浏览型号SM79108_06的Datasheet PDF文件第16页浏览型号SM79108_06的Datasheet PDF文件第17页浏览型号SM79108_06的Datasheet PDF文件第18页浏览型号SM79108_06的Datasheet PDF文件第20页浏览型号SM79108_06的Datasheet PDF文件第21页浏览型号SM79108_06的Datasheet PDF文件第22页浏览型号SM79108_06的Datasheet PDF文件第23页  
SyncMOS Technologies International. Inc.  
SM79108  
AC Characteristics  
(16/25/40MHz, operating conditions; CL for Port 0, ALE and PSEN Outputs=150pF; CL for all Other Output=80pF)  
Valid  
Cycle  
fosc=16MHz  
Min. Typ. Max  
Variable fosc  
Typ. Max  
Unit Remarks  
Symbol  
T LHLL  
T AVLL  
T LLAX  
T LLIV  
Parameter  
Min.  
ALE pulse width  
RD/WRT 115  
2xT - 10  
T - 20  
nS  
nS  
nS  
Address Valid to ALE low  
Address Hold after ALE low  
ALE low to Valid Instruction In  
ALE low to #PSEN low  
#PSEN pulse width  
RD/WRT  
RD/WRT  
RD  
43  
53  
T - 10  
240  
177  
4xT - 10 nS  
T LLPL  
T PLPH  
T PLIV  
RD  
53  
T - 10  
nS  
nS  
RD  
173  
3xT - 15  
#PSEN low to Valid Instruction In  
Instruction Hold after #PSEN  
Instruction Float after #PSEN  
Address to Valid Instruction In  
#PSEN low to Address Float  
#RD pulse width  
RD  
3xT - 10 nS  
nS  
T PXIX  
RD  
0
0
T PXIZ  
RD  
87  
292  
10  
T + 25 nS  
5xT - 20 nS  
10 nS  
nS  
T AVIV  
RD  
T PLAZ  
T RLRH  
T WLWH  
T RLDV  
T RHDX  
T RHDZ  
T LLDV  
T AVDV  
T LLYL  
RD  
RD  
365  
365  
6xT - 10  
6xT - 10  
#WR pulse width  
WRT  
RD  
nS  
#RD low to Valid Data In  
Data Hold after #RD  
302  
5xT - 10 nS  
nS  
RD  
0
0
Data Float after #RD  
RD  
145  
590  
542  
2xT + 20 nS  
8xT - 10 nS  
9xT - 20 nS  
3xT + 10 nS  
nS  
ALE low to Valid Data In  
Address to Valid Data In  
ALE low to #WR High or #RD low  
Address Valid to #WR or #RD low  
Data Valid to #WR High  
Data Valid to #WR transition  
Data hold after #WR  
RD  
RD  
RD/WRT  
RD/WRT  
WRT  
WRT  
WRT  
RD  
178  
230  
403  
38  
197 3xT - 10  
4xT - 20  
7xT - 35  
T - 25  
T AVYL  
T QVWH  
T QVWX  
T WHQX  
T RLAZ  
T YALH  
T CHCL  
T CLCX  
T CLCH  
T CHCX  
T, TCLCL  
nS  
nS  
73  
T + 10  
nS  
#RD low to Address Float  
#WR or #RD high to ALE high  
clock fall time  
5
nS  
RD/WRT  
53  
72  
T -10  
T + 10 nS  
nS  
nS  
nS  
nS  
nS  
clock low time  
clock rise time  
clock high time  
clock period  
63  
1/fosc  
Vcc  
ICC Active mode test circuit  
ICC  
Vcc  
VCC  
8
RST  
PO  
EA  
SM79108  
XTAL2  
XTAL1  
VSS  
(NC)  
Clock Signal  
Specifications subject to change without notice,contact your sales representatives for the most recent information.  
19/26  
Ver 2.1 SM79108 08/2006  
 复制成功!