欢迎访问ic37.com |
会员登录 免费注册
发布采购

SMD1108 参数 Datasheet PDF下载

SMD1108图片预览
型号: SMD1108
PDF下载: 下载PDF文件 查看货源
内容描述: 8通道的自动监控ADC在系统可编程模拟器件( ISPA )设备 [8-Channel Auto-Monitor ADC In System Programmable Analog (ISPA) Device]
分类和应用: 监控
文件页数/大小: 29 页 / 718 K
品牌: SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
 浏览型号SMD1108的Datasheet PDF文件第4页浏览型号SMD1108的Datasheet PDF文件第5页浏览型号SMD1108的Datasheet PDF文件第6页浏览型号SMD1108的Datasheet PDF文件第7页浏览型号SMD1108的Datasheet PDF文件第9页浏览型号SMD1108的Datasheet PDF文件第10页浏览型号SMD1108的Datasheet PDF文件第11页浏览型号SMD1108的Datasheet PDF文件第12页  
SMD1108
Preliminary
SERIAL INTERFACE
The SMD1108 has an industry standard 2-wire serial
interface. It supports four (4) device-type addresses:
1010 for reading and writing the memory array; 1001 for
reading and writing the nonvolatile limit registers and
tR
tF
tHIGH
initiating ADC conversions; 1011 for access to the configu-
ration registers, and 0001 that is used for responses to the
SMB
ALERT
protocol
In order to facilitate host system presence detection
techniques the SMD1108 provides A0, A1 and A2 address
inputs.
tLOW
SCL
tSU:SDA
tHD:DAT
tSU:DAT
tSU:STO
tHD:SDA
tBUF
SDA In
tAA
tDH
SDA Out
2052 Fig01 1.0
Figure 1. Memory Timing
Symbol
f
SCL
t
LOW
t
HIGH
t
BUF
t
SU:STA
t
HD:STA
t
SU:STO
t
AA
t
DH
t
R
t
F
t
SU:DAT
t
HD:DAT
TI
t
WR
Parameter
SCL clock frequency
Clock low period
Clock high period
Bus free time (1)
Start condition setup time
Start condition hold time
Stop condition setup time
Clock edge to valid output
Data Out hold time (1)
SCL and SDA rise time (1)
SCL and SDA fall time (1)
Data In setup time (1)
Data In hold time (1)
Noise filter SCL and SDA (1)
Write cycle time
Noise suppression
250
0
100
5
SCL low to valid SDA (cycle n)
SCL low (cycle n+1) to SDA change
Before new transmission
Conditions
Min.
0
4.7
4.0
4.7
4.7
4.0
4.7
0.3
0.3
1000
300
3.5
Max.
100
Units
kHz
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
ns
ns
ms
2052 Table02 1.0
Note (1) These values are guaranteed by design.
Table 2. Memory Timing
8
2052 2.0 10/05/01
SUMMIT MICROELECTRONICS, Inc.