欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM8S903K3T6C 参数 Datasheet PDF下载

STM8S903K3T6C图片预览
型号: STM8S903K3T6C
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆赫STM8S 8位MCU ,高达8 KB闪存, 1 KB的RAM , 640字节EEPROM , 10位ADC ,2个定时器, UART , SPI , I²C [16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, 1 Kbyte RAM, 640 bytes EEPROM,10-bit ADC, 2 timers, UART, SPI, I²C]
分类和应用: 闪存微控制器和处理器外围集成电路可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 116 页 / 1017 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM8S903K3T6C的Datasheet PDF文件第55页浏览型号STM8S903K3T6C的Datasheet PDF文件第56页浏览型号STM8S903K3T6C的Datasheet PDF文件第57页浏览型号STM8S903K3T6C的Datasheet PDF文件第58页浏览型号STM8S903K3T6C的Datasheet PDF文件第60页浏览型号STM8S903K3T6C的Datasheet PDF文件第61页浏览型号STM8S903K3T6C的Datasheet PDF文件第62页浏览型号STM8S903K3T6C的Datasheet PDF文件第63页  
STM8S903K3 STM8S903F3  
Electrical characteristics  
Conditions  
Max Max  
at 85 at 125  
Main  
Symbol Parameter  
Typ  
Unit  
°C  
°C  
voltage  
regulator  
(MVR)(2)  
Flash mode(3)  
Clock source  
(1)  
(1)  
Supply current  
IDD(AH) in active halt  
mode  
LSI RC osc.  
(128 kHz)  
Power-down mode  
10  
20  
40  
(1) Data based on characterization results, not tested in production  
(2) Configured by the REGAH bit in the CLK_ICKR register.  
(3) Configured by the AHALT bit in the FLASH_CR1 register.  
Table 28: Total current consumption in active halt mode at VDD = 3.3 V  
Conditions  
Max at Max at  
85 °C 125 °C  
Main  
Symbol Parameter  
Typ  
Unit  
voltage  
regulator  
(MVR)(2)  
Flash mode(3) Clock source  
(1)  
(1)  
Supply current  
HSE crystal  
IDD(AH) in active halt  
mode  
On  
On  
Operating mode osc. (16 MHz)  
550  
-
-
μA  
LSI RC osc.  
IDD(AH)  
Operating mode  
200  
970  
150  
260  
-
290  
-
Supply current  
(128 kHz)  
in active halt  
mode  
HSE crystal  
IDD(AH)  
osc. (16 MHz)  
Power-down  
μA  
mode  
LSI RC osc.  
(128 kHz)  
IDD(AH)  
200  
230  
Supply current  
in active halt  
IDD(AH)  
Operating mode LSI RC osc.  
66  
10  
80  
18  
105  
35  
mode  
Off  
(128 kHz)  
Power-down  
IDD(AH)  
mode  
(1) Data based on characterization results, not tested in production  
(2) Configured by the REGAH bit in the CLK_ICKR register.  
(3) Configured by the AHALT bit in the FLASH_CR1 register.  
DocID15590 Rev 8  
59/116  
 
 
 
 
 
 
 复制成功!