欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM8S003F3P6C 参数 Datasheet PDF下载

STM8S003F3P6C图片预览
型号: STM8S003F3P6C
PDF下载: 下载PDF文件 查看货源
内容描述: [MICROCONTROLLER]
分类和应用: 时钟外围集成电路
文件页数/大小: 103 页 / 1343 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM8S003F3P6C的Datasheet PDF文件第9页浏览型号STM8S003F3P6C的Datasheet PDF文件第10页浏览型号STM8S003F3P6C的Datasheet PDF文件第11页浏览型号STM8S003F3P6C的Datasheet PDF文件第12页浏览型号STM8S003F3P6C的Datasheet PDF文件第14页浏览型号STM8S003F3P6C的Datasheet PDF文件第15页浏览型号STM8S003F3P6C的Datasheet PDF文件第16页浏览型号STM8S003F3P6C的Datasheet PDF文件第17页  
STM8S003F3 STM8S003K3  
Product overview  
4.2  
Single wire interface module (SWIM) and debug module (DM)  
The single wire interface module and debug module permits non-intrusive, real-time in-  
circuit debugging and fast memory programming.  
SWIM  
Single wire interface module for direct access to the debug module and memory  
programming. The interface can be activated in all device operation modes. The maximum  
data transmission speed is 145 bytes/ms.  
Debug module  
The non-intrusive debugging module features a performance close to a full-featured  
emulator. Beside memory and peripherals, also CPU operation can be monitored in real-  
time by means of shadow registers.  
R/W to RAM and peripheral registers in real-time  
R/W access to all resources by stalling the CPU  
Breakpoints on all program-memory instructions (software breakpoints)  
Two advanced breakpoints, 23 predefined configurations  
4.3  
4.4  
Interrupt controller  
Nested interrupts with three software priority levels  
32 interrupt vectors with hardware priority  
Up to 33 external interrupts on six vectors including TLI  
Trap and reset interrupts  
Flash program and data EEPROM memory  
8 Kbyte of high density Flash program single voltage Flash memory  
128 byte true data EEPROM  
User option byte area  
Write protection (WP)  
Write protection of Flash program memory and data EEPROM is provided to avoid  
unintentional overwriting of memory that could result from a user software malfunction.  
There are two levels of write protection. The first level is known as MASS (memory access  
security system). MASS is always enabled and protects the main Flash program memory,  
data EEPROM and option bytes.  
To perform in-application programming (IAP), this write protection can be removed by  
writing a MASS key sequence in a control register. This allows the application to write to  
data EEPROM, modify the contents of main program memory or the device option bytes.  
A second level of write protection, can be enabled to further protect a specific area of  
memory known as UBC (user boot code). Refer to Figure 2.  
The size of the UBC is programmable through the UBC option byte (Table 13), in increments  
of 1 page (64-byte block) by programming the UBC option byte in ICP mode.  
DocID018576 Rev 5  
13/103  
29  
 
 
 
 复制成功!