欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM8S003F3P6C 参数 Datasheet PDF下载

STM8S003F3P6C图片预览
型号: STM8S003F3P6C
PDF下载: 下载PDF文件 查看货源
内容描述: [MICROCONTROLLER]
分类和应用: 时钟外围集成电路
文件页数/大小: 103 页 / 1343 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM8S003F3P6C的Datasheet PDF文件第12页浏览型号STM8S003F3P6C的Datasheet PDF文件第13页浏览型号STM8S003F3P6C的Datasheet PDF文件第14页浏览型号STM8S003F3P6C的Datasheet PDF文件第15页浏览型号STM8S003F3P6C的Datasheet PDF文件第17页浏览型号STM8S003F3P6C的Datasheet PDF文件第18页浏览型号STM8S003F3P6C的Datasheet PDF文件第19页浏览型号STM8S003F3P6C的Datasheet PDF文件第20页  
Product overview  
STM8S003F3 STM8S003K3  
4.6  
Power management  
For efficient power management, the application can be put in one of four different low-  
power modes. You can configure each mode to obtain the best compromise between lowest  
power consumption, fastest start-up time and available wakeup sources.  
Wait mode: In this mode, the CPU is stopped, but peripherals are kept running. The  
wakeup is performed by an internal or external interrupt or reset.  
Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are  
stopped. An internal wakeup is generated at programmable intervals by the auto wake  
up unit (AWU). The main voltage regulator is kept powered on, so current consumption  
is higher than in active halt mode with regulator off, but the wakeup time is faster.  
Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.  
Active halt mode with regulator off: This mode is the same as active halt with  
regulator on, except that the main voltage regulator is powered off, so the wake up time  
is slower.  
Halt mode: In this mode the microcontroller uses the least power. The CPU and  
peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is  
triggered by external event or reset.  
4.7  
Watchdog timers  
The watchdog system is based on two independent timers providing maximum security to  
the applications.  
Activation of the watchdog timers is controlled by option bytes or by software. Once  
activated, the watchdogs cannot be disabled by the user program without performing a  
reset.  
Window watchdog timer  
The window watchdog is used to detect the occurrence of a software fault, usually  
generated by external interferences or by unexpected logical conditions, which cause the  
application program to abandon its normal sequence.  
The window function can be used to trim the watchdog behavior to match the application  
perfectly.  
The application software must refresh the counter before time-out and during a limited time  
window.  
A reset is generated in two situations:  
1. Timeout: at 16 MHz CPU clock the time-out period can be adjusted between 75 µs up  
to 64 ms.  
2. Refresh out of window: the down-counter is refreshed before its value is lower than the  
one stored in the window register.  
16/103  
DocID018576 Rev 5  
 
 
 复制成功!