STM8S003K3 STM8S003F3
Memory and register map
Address
Block
Register label
Register name
Reset
status
0x00 5265
0x00 5266
0x00 5267
0x00 5268
0x00 5269
0x00 526A
0x00 526B
0x00 526C
0x00 526D
0x00 526E
0x00 526F
TIM1_CCR1H
TIM1_CCR1L
TIM1_CCR2H
TIM1_CCR2L
TIM1_CCR3H
TIM1_CCR3L
TIM1_CCR4H
TIM1_CCR4L
TIM1_BKR
TIM1 capture/compare register 1 high
TIM1 capture/compare register 1 low
TIM1 capture/compare register 2 high
TIM1 capture/compare register 2 low
TIM1 capture/compare register 3 high
TIM1 capture/compare register 3 low
TIM1 capture/compare register 4 high
TIM1 capture/compare register 4 low
TIM1 break register
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
TIM1_DTR
TIM1 dead-time register
TIM1_OISR
TIM1 output idle state register
0x00 5270 to
0x00 52FF
Reserved area (147 bytes)
0x00 5300
0x00 5301
0x00 5302
0x00 5303
0x00 5304
0x00 5305
0x00 5306
TIM2
TIM2_CR1
Reserved
Reserved
TIM2_IER
TIM2_SR1
TIM2_SR2
TIM2_EGR
TIM2 control register 1
0x00
TIM2 Interrupt enable register
TIM2 status register 1
0x00
0x00
0x00
0x00
TIM2 status register 2
TIM2 event generation register
DocID018576 Rev 2
33/99
STMICROELECTRONICS [ ST ]
