STM8S003K3 STM8S003F3
Product overview
SPI master operation
•
•
•
8-bit data communication
Maximum speed: 1 Mbit/s at 16 MHz (fCPU/16)
LIN master mode
Emission: Generates 13-bit synch break frame
•
Reception: Detects 11-bit break frame
•
4.14.2
SPI
Maximum speed: 8 Mbit/s (fMASTER/2) both for master and slave
•
Full duplex synchronous transfers
•
Simplex synchronous transfers on two lines with a possible bidirectional data line
Master or slave operation - selectable by hardware or software
CRC calculation
•
•
•
•
•
1 byte Tx and Rx buffer
Slave/master selection input pin
4.14.3
I²C
I²C master features:
•
•
Clock generation
-
Start and stop generation
-
I²C slave features:
Programmable I2C address detection
-
Stop bit detection
-
Generation and detection of 7-bit/10-bit addressing and general call
Supports different communication speeds:
•
•
Standard speed (up to 100 kHz)
-
Fast speed (up to 400 kHz)
-
DocID018576 Rev 2
17/99
STMICROELECTRONICS [ ST ]
