欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103CBT7TR 参数 Datasheet PDF下载

STM32F103CBT7TR图片预览
型号: STM32F103CBT7TR
PDF下载: 下载PDF文件 查看货源
内容描述: 中密度高性能线的基于ARM的32位MCU,具有64或128 KB的闪存, USB , CAN ,7个定时器, 2的ADC ,9个通信接口 [Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 communication interfaces]
分类和应用: 闪存通信
文件页数/大小: 96 页 / 1430 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F103CBT7TR的Datasheet PDF文件第61页浏览型号STM32F103CBT7TR的Datasheet PDF文件第62页浏览型号STM32F103CBT7TR的Datasheet PDF文件第63页浏览型号STM32F103CBT7TR的Datasheet PDF文件第64页浏览型号STM32F103CBT7TR的Datasheet PDF文件第66页浏览型号STM32F103CBT7TR的Datasheet PDF文件第67页浏览型号STM32F103CBT7TR的Datasheet PDF文件第68页浏览型号STM32F103CBT7TR的Datasheet PDF文件第69页  
STM32F103x8, STM32F103xB  
Electrical characteristics  
5.3.15  
Communications interfaces  
I2C interface characteristics  
Unless otherwise specified, the parameters given in Table 39 are derived from tests  
performed under the ambient temperature, f  
frequency and V supply voltage  
PCLK1  
DD  
conditions summarized in Table 9.  
2
I
The STM32F103xx performance line C interface meets the requirements of the standard  
2
I C communication protocol with the following restrictions: the I/O pins SDA and SCL are  
mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected  
between the I/O pin and V is disabled, but is still present.  
DD  
2
The I C characteristics are described in Table 39. Refer also to Section 5.3.12: I/O port  
for more details on the input/output alternate function characteristics (SDA  
characteristics  
and SCL)  
.
2
Table 39. I C characteristics  
Standard mode I2C(1)  
Fast mode I2C(1)(2)  
Symbol  
Parameter  
Unit  
Min  
Max  
Min  
Max  
tw(SCLL)  
tw(SCLH)  
tsu(SDA)  
th(SDA)  
SCL clock low time  
SCL clock high time  
SDA setup time  
4.7  
4.0  
1.3  
0.6  
µs  
250  
0(3)  
100  
0(4)  
SDA data hold time  
900(3)  
300  
tr(SDA)  
tr(SCL)  
ns  
SDA and SCL rise time  
1000  
300  
20 + 0.1Cb  
tf(SDA)  
tf(SCL)  
SDA and SCL fall time  
Start condition hold time  
300  
th(STA)  
tsu(STA)  
4.0  
4.7  
4.0  
4.7  
0.6  
0.6  
0.6  
1.3  
µs  
Repeated Start condition  
setup time  
tsu(STO)  
Stop condition setup time  
s  
s  
Stop to Start condition time  
(bus free)  
tw(STO:STA)  
Capacitive load for each bus  
line  
Cb  
400  
400  
pF  
Guaranteed by design, not tested in production.  
1.  
2. fPCLK1 must be higher than 2 MHz to achieve standard mode I2C frequencies. It must be higher than  
4 MHz to achieve fast mode I2C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz  
maximum I2C fast mode clock.  
The maximum hold time of the Start condition has only to be met if the interface does not stretch the low  
period of SCL signal.  
3.  
The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the  
undefined region of the falling edge of SCL.  
4.  
Doc ID 13587 Rev 12  
65/96  
 复制成功!