欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F100C8T6BTR 参数 Datasheet PDF下载

STM32F100C8T6BTR图片预览
型号: STM32F100C8T6BTR
PDF下载: 下载PDF文件 查看货源
内容描述: 低和中等密度值线,先进的基于ARM的32位MCU低和中等密度值线,先进的基于ARM的32位MCU [Low & medium-density value line, advanced ARM-based 32-bit MCU Low & medium-density value line, advanced ARM-based 32-bit MCU]
分类和应用:
文件页数/大小: 84 页 / 1148 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F100C8T6BTR的Datasheet PDF文件第56页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第57页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第58页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第59页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第61页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第62页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第63页浏览型号STM32F100C8T6BTR的Datasheet PDF文件第64页  
Electrical characteristics  
STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB  
5.3.14  
TIMx characteristics  
The parameters given in Table 37 are guaranteed by design.  
Refer to Section 5.3.12: I/O port characteristics for details on the input/output alternate  
function characteristics (output compare, input capture, external clock, PWM output).  
Table 37. TIMx characteristics  
Conditions(1)  
fTIMxCLK = 24 MHz  
fTIMxCLK = 24 MHz  
Symbol  
Parameter  
Min  
Max  
Unit  
1
41.7  
0
tTIMxCLK  
ns  
tres(TIM)  
Timer resolution time  
fTIMxCLK/2  
12  
MHz  
MHz  
bit  
Timer external clock  
frequency on CHx(2)  
fEXT  
0
ResTIM  
Timer resolution  
16  
16-bit counter clock period  
when the internal clock is  
selected  
1
65536  
tTIMxCLK  
tCOUNTER  
fTIMxCLK = 24 MHz  
fTIMxCLK = 24 MHz  
2730  
µs  
65536 × 65536 tTIMxCLK  
178  
tMAX_COUNT  
Maximum possible count  
s
1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM15, TIM16 and TIM17 timers.  
2. CHx is used as a general term to refer to CH1 to CH4 for TIM1, TIM2, TIM3 and TIM4, to the CH1 to CH2  
for TIM15, and to CH1 for TIM16 and TIM17.  
5.3.15  
Communications interfaces  
I2C interface characteristics  
Unless otherwise specified, the parameters given in Table 38 are derived from tests  
performed under the ambient temperature, f  
frequency and V supply voltage  
PCLK1  
DD  
conditions summarized in Table 8.  
2
2
The STM32F100xx value line I C interface meets the requirements of the standard I C  
communication protocol with the following restrictions: t  
he I/O pins SDA and SCL are  
mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected  
between the I/O pin and V is disabled, but is still present.  
DD  
2
The I C characteristics are described in Table 38. Refer also to  
Section 5.3.12: I/O port  
for more details on the input/output alternate function characteristics (SDA  
characteristics  
and SCL)  
.
60/84  
Doc ID 16455 Rev 2  
 复制成功!