欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F105RBT6 参数 Datasheet PDF下载

STM32F105RBT6图片预览
型号: STM32F105RBT6
PDF下载: 下载PDF文件 查看货源
内容描述: [Mainstream Connectivity line, ARM Cortex-M3 MCU with 128 Kbytes Flash, 72 MHz CPU, CAN, USB 2.0 OTG]
分类和应用: 以太网通信
文件页数/大小: 95 页 / 1009 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STM32F105RBT6的Datasheet PDF文件第51页浏览型号STM32F105RBT6的Datasheet PDF文件第52页浏览型号STM32F105RBT6的Datasheet PDF文件第53页浏览型号STM32F105RBT6的Datasheet PDF文件第54页浏览型号STM32F105RBT6的Datasheet PDF文件第56页浏览型号STM32F105RBT6的Datasheet PDF文件第57页浏览型号STM32F105RBT6的Datasheet PDF文件第58页浏览型号STM32F105RBT6的Datasheet PDF文件第59页  
STM32F105xx, STM32F107xx  
Electrical characteristics  
Input/output AC characteristics  
The definition and values of input/output AC characteristics are given in Figure 17 and  
Table 37, respectively.  
Unless otherwise specified, the parameters given in Table 37 are derived from tests  
performed under the ambient temperature and V supply voltage conditions summarized  
in Table 9.  
DD  
(1)  
Table 37. I/O AC characteristics  
MODEx[1:0]  
bit value(1)  
Symbol  
Parameter  
Conditions  
Min Max Unit  
fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2 V to 3.6 V  
2
MHz  
ns  
Output high to low  
tf(IO)out  
125(3)  
10  
level fall time  
CL = 50 pF, VDD = 2 V to 3.6 V  
Output low to high  
tr(IO)out  
125(3)  
10  
level rise time  
fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2 V to 3.6 V  
MHz  
ns  
Output high to low  
tf(IO)out  
25(3)  
01  
level fall time  
CL = 50 pF, VDD = 2 V to 3.6 V  
Output low to high  
tr(IO)out  
25(3)  
level rise time  
CL = 30 pF, VDD = 2.7 V to 3.6 V  
Fmax(IO)out Maximum frequency(2) CL = 50 pF, VDD = 2.7 V to 3.6 V  
CL = 50 pF, VDD = 2 V to 2.7 V  
50  
30  
MHz  
MHz  
MHz  
20  
CL = 30 pF, VDD = 2.7 V to 3.6 V  
Output high to low  
level fall time  
5(3)  
8(3)  
12(3)  
5(3)  
8(3)  
12(3)  
11  
tf(IO)out  
tr(IO)out  
tEXTIpw  
CL = 50 pF, VDD = 2.7 V to 3.6 V  
CL = 50 pF, VDD = 2 V to 2.7 V  
CL = 30 pF, VDD = 2.7 V to 3.6 V  
CL = 50 pF, VDD = 2.7 V to 3.6 V  
CL = 50 pF, VDD = 2 V to 2.7 V  
ns  
Output low to high  
level rise time  
Pulse width of  
external signals  
detected by the EXTI  
controller  
-
10  
ns  
1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a  
description of GPIO Port configuration register.  
2. The maximum frequency is defined in Figure 17.  
3. Guaranteed by design, not tested in production.  
Doc ID 15274 Rev 4  
55/95  
 复制成功!