欢迎访问ic37.com |
会员登录 免费注册
发布采购

STM32F103C8T7 参数 Datasheet PDF下载

STM32F103C8T7图片预览
型号: STM32F103C8T7
PDF下载: 下载PDF文件 查看货源
内容描述: 中密度高性能线的基于ARM的32位MCU,具有64或128 KB的闪存, USB , CAN ,7个定时器, 2的ADC , 9融为一体。接口 [Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces]
分类和应用: 闪存
文件页数/大小: 105 页 / 1316 K
品牌: STMICROELECTRONICS [ STMICROELECTRONICS ]
 浏览型号STM32F103C8T7的Datasheet PDF文件第58页浏览型号STM32F103C8T7的Datasheet PDF文件第59页浏览型号STM32F103C8T7的Datasheet PDF文件第60页浏览型号STM32F103C8T7的Datasheet PDF文件第61页浏览型号STM32F103C8T7的Datasheet PDF文件第63页浏览型号STM32F103C8T7的Datasheet PDF文件第64页浏览型号STM32F103C8T7的Datasheet PDF文件第65页浏览型号STM32F103C8T7的Datasheet PDF文件第66页  
Electrical characteristics
STM32F103x8, STM32F103xB
5.3.13
I/O port characteristics
General input/output characteristics
Unless otherwise specified, the parameters given in
are derived from tests
performed under the conditions summarized in
All I/Os are CMOS and TTL
compliant.
Table 35.
Symbol
I/O static characteristics
Parameter
Conditions
Standard IO
input low level
voltage
Min
-
Typ
-
Max
0.28*(V
DD
-2 V)+0.8 V
(1)
0.32*(V
DD
-2V)+0.75 V
(1)
0.35V
DD(2)
V
0.41*(V
DD
-2 V)+1.3 V
(1)
-
-
Unit
V
IL
Low level input voltage IO FT
(3)
input
low level voltage
All I/Os except
BOOT0
Standard IO
input high level
voltage
-
-
-
-
V
IH
High level input voltage
IO FT
(3)
input
high level
voltage
All I/Os except
BOOT0
0.42*(V
DD
-2 V)+1 V
(1)
0.65V
DD(2)
-
-
-
-
V
hys
Standard IO Schmitt
trigger voltage
hysteresis
(4)
IO FT Schmitt trigger
voltage hysteresis
(4)
V
SS
V
IN
V
DD
Standard I/Os
V
IN
= 5 V
I/O FT
V
IN
=
V
SS
V
IN
=
V
DD
200
-
-
mV
5% V
DD(5)
-
-
30
30
-
-
-
-
40
40
5
-
±1
µA
3
50
50
-
pF
I
lkg
Input leakage current
(6)
R
PU
R
PD
C
IO
Weak pull-up
equivalent resistor
(7)
Weak pull-down
equivalent resistor
(7)
I/O pin capacitance
1. Data based on design simulation.
2. Tested in production.
3. FT = Five-volt tolerant. In order to sustain a voltage higher than V
DD
+0.3 the internal pull-up/pull-down resistors must be
disabled.
4. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
5. With a minimum of 100 mV.
6. Leakage could be higher than max. if negative current is injected on adjacent pins.
62/105
Doc ID 13587 Rev 15