欢迎访问ic37.com |
会员登录 免费注册
发布采购

STA326 参数 Datasheet PDF下载

STA326图片预览
型号: STA326
PDF下载: 下载PDF文件 查看货源
内容描述: 2.1高效率的数字音频系统 [2.1 HIGH EFFICIENCY DIGITAL AUDIO SYSTEM]
分类和应用: 功效
文件页数/大小: 43 页 / 1858 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号STA326的Datasheet PDF文件第15页浏览型号STA326的Datasheet PDF文件第16页浏览型号STA326的Datasheet PDF文件第17页浏览型号STA326的Datasheet PDF文件第18页浏览型号STA326的Datasheet PDF文件第20页浏览型号STA326的Datasheet PDF文件第21页浏览型号STA326的Datasheet PDF文件第22页浏览型号STA326的Datasheet PDF文件第23页  
STA326  
7.6.4 AM Mode Enable  
BIT  
R/W  
RST  
NAME  
DESCRIPTION  
3
R/W  
0
AME  
AM Mode Enable:  
0 – Normal DDX® operation.  
1 – AM reduction mode DDX® operation.  
The STA326 features a DDX® processing mode that minimizes the amount of noise generated in the fre-  
quency range of AM radio. This mode is intended for use when DDX® is operating in a device with an  
active AM tuner. The SNR of the DDX® processing is reduced to ~83dB in this mode, which is still greater  
than the SNR of AM radio.  
7.6.5 PWM Speed Mode  
BIT  
R/W  
RST  
NAME  
DESCRIPTION  
4
R/W  
0
PWMS  
PWM Speed Selection: Normal or Odd  
Table 14. PWM Output Speed Selections  
PWMS (1...0)  
PWM Output Speed  
0
1
Normal Speed (384kHz) All Channels  
Odd Speed (341.3kHz) All Channels  
7.6.6 Zero-Crossing Volume Enable  
BIT  
R/W  
RST  
NAME  
DESCRIPTION  
6
R/W  
1
ZCE  
Zero-Crossing Volume Enable:  
1 – Volume adjustments will only occur at digital zero-crossings  
0 – Volume adjustments will occur immediately  
The ZCE bit enables zero-crossing volume adjustments. When volume is adjusted on digital zero-cross-  
ings no clicks will be audible.  
7.6.7 Soft Volume Update Enable  
BIT  
R/W  
RST  
NAME  
DESCRIPTION  
7
R/W  
1
SVE  
Soft Volume Enable:  
1 – Volume adjustments will use soft volume  
0 – Volume adjustments will occur immediately  
The STA326 includes a soft volume algorithm that will step through the intermediate volume values at a  
predetermined rate when a volume change occurs. By setting SVE=0 this can be bypassed and volume  
changes will jump from old to new value directly. This feature is only available if individual channel volume  
bypass bit is set to ‘0’.  
7.7 Configuration Register F (Address 05h)  
D7  
EAPD  
0
D6  
PWDN  
1
D5  
ECLE  
0
D4  
RES  
1
D3  
BCLE  
1
D2  
IDE  
1
D1  
OCFG1  
1
D0  
OCFG0  
0
19/43  
 复制成功!