欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST92F150JDV1Q6 参数 Datasheet PDF下载

ST92F150JDV1Q6图片预览
型号: ST92F150JDV1Q6
PDF下载: 下载PDF文件 查看货源
内容描述: 8月16日- BIT单电压闪存单片机系列内存, E3 TMEMULATED EEPROM , CAN 2.0B和J1850 BLPD [8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM, E3 TMEMULATED EEPROM, CAN 2.0B AND J1850 BLPD]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 426 页 / 3830 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST92F150JDV1Q6的Datasheet PDF文件第111页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第112页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第113页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第114页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第116页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第117页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第118页浏览型号ST92F150JDV1Q6的Datasheet PDF文件第119页  
ST92F124/F150/F250 - INTERRUPTS  
WAKE-UP / INTERRUPT LINES MANAGEMENT UNIT (Cont’d)  
5.12.3.4 NMI Pin Management  
– If the ST9 is in Run mode and a rising edge oc-  
curs on the NMI pin: the NMI service routine is  
executed and then the ST9 restarts the execu-  
tion of the main program. Now, suppose that  
the user wants to enter STOP mode with NMI  
still at 1. The ST9 will not enter STOP mode  
and it will not execute an NMI routine be-  
cause there were no transitions on the exter-  
nal NMI line.  
On the CPU side, if TLTEV=1 (Top Level Trigger  
Event, bit 3 of register R246, page 0) then a rising  
edge on the NMI pin will set the TLIP bit (Top Level  
Interrupt Pending bit, R230.6). At this point an in-  
terrupt request to the CPU is given either if TL-  
NM=1 (Top Level Not Maskable bit, R247.7 - once  
set it can only be cleared by RESET) or if TLI=1  
and IEN=1 (bits R230.5, R230.4).  
– If the ST9 is in run mode and a rising edge on  
NMI pin occurs during the STOP bit setting se-  
quence: the NMI interrupt will be acknowledged  
and the ST9 will not enter STOP mode. At the  
end of the NMI routine, the user must re-enter  
the sequence: if NMI is still high at the end of the  
sequence, the ST9 can not enter STOP mode  
(see previous case).  
Assuming that the application uses a non-maska-  
ble Top Level Interrupt (TLNM=1): in this case,  
whenever a rising edge occurs on the NMI pin, the  
related service routine will be executed. To service  
further Top Level Interrupt Requests, it is neces-  
sary to generate a new rising edge on the external  
NMI pin.  
The following summarizes some typical cases:  
– If the ST9 is in run mode and the NMI pin is high:  
if NMI is forced low just before the third write in-  
struction of the STOP bit setting sequence then  
the ST9 will enter STOP mode.  
– If the ST9 is in STOP mode and a rising edge on  
the NMI pin occurs, the ST9 will exit STOP  
mode and the NMI service routine will be exe-  
cuted.  
115/426  
9
 复制成功!