欢迎访问ic37.com |
会员登录 免费注册
发布采购

ST6210BB6/OTP 参数 Datasheet PDF下载

ST6210BB6/OTP图片预览
型号: ST6210BB6/OTP
PDF下载: 下载PDF文件 查看货源
内容描述: 带A / D转换器,两个定时器,振荡器SAFEGUARD & SAFE RESET 8位MCU [8-BIT MCUs WITH A/D CONVERTER, TWO TIMERS, OSCILLATOR SAFEGUARD & SAFE RESET]
分类和应用: 振荡器转换器
文件页数/大小: 104 页 / 1410 K
品牌: STMICROELECTRONICS [ ST ]
 浏览型号ST6210BB6/OTP的Datasheet PDF文件第55页浏览型号ST6210BB6/OTP的Datasheet PDF文件第56页浏览型号ST6210BB6/OTP的Datasheet PDF文件第57页浏览型号ST6210BB6/OTP的Datasheet PDF文件第58页浏览型号ST6210BB6/OTP的Datasheet PDF文件第60页浏览型号ST6210BB6/OTP的Datasheet PDF文件第61页浏览型号ST6210BB6/OTP的Datasheet PDF文件第62页浏览型号ST6210BB6/OTP的Datasheet PDF文件第63页  
ST6208C/ST6209C/ST6210C/ST6220C  
INSTRUCTION SET (Cont’d)  
Conditional Branch. Branch instructions perform  
a branch in the program when the selected condi-  
tion is met.  
Control Instructions. Control instructions control  
microcontroller operations during program execu-  
tion.  
Bit Manipulation Instructions. These instruc-  
tions can handle any bit in Data space memory.  
One group either sets or clears. The other group  
(see Conditional Branch) performs the bit test  
branch operations.  
Jump and Call. These two instructions are used  
to perform long (12-bit) jumps or subroutine calls  
to any location in the whole program space.  
Table 19. Conditional Branch Instructions  
Flags  
Instruction  
Branch If  
Bytes  
Cycles  
Z
*
*
*
*
*
*
C
*
JRC e  
C = 1  
1
1
1
1
3
3
2
2
2
2
5
5
JRNC e  
C = 0  
Z = 1  
*
JRZ e  
*
JRNZ e  
Z = 0  
*
JRR b, rr, ee  
JRS b, rr, ee  
Bit = 0  
Bit = 1  
Notes:  
b
e
3-bit address  
rr  
*
Data space register  
Affected. The tested bit is shifted into carry.  
Not Affected  
5 bit signed displacement in the range -15 to +16  
ee 8 bit signed displacement in the range -126 to +129  
Table 20. Bit Manipulation Instructions  
Flags  
Instruction  
Addressing Mode  
Bytes  
Cycles  
Z
C
*
SET b,rr  
Bit Direct  
Bit Direct  
2
2
4
4
*
*
RES b,rr  
*
Notes:  
b
3-bit address  
Data space register  
*
Not Affected  
rr  
Bit Manipulation Instructions should not be used on Port Data Registers and any registers with read only and/or write only bits (see I/O port  
chapter)  
Table 21. Control Instructions  
Flags  
Instruction  
Addressing Mode  
Bytes  
Cycles  
Z
*
C
*
NOP  
Inherent  
Inherent  
Inherent  
Inherent  
Inherent  
1
1
1
1
1
2
2
2
2
2
RET  
*
*
RETI  
STOP  
WAIT  
*
*
(1)  
*
*
Notes:  
1.  
This instruction is deactivated and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.  
Affected  
*Not Affected  
Table 22. Jump & Call Instructions  
Flags  
Instruction  
Addressing Mode  
Bytes  
Cycles  
Z
*
C
*
CALL abc  
Extended  
Extended  
2
2
4
4
JP abc  
*
*
Notes:  
abc 12-bit address  
*
Not Affected  
59/104  
1
 复制成功!