欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST89E516RD2-40-C-NJE 参数 Datasheet PDF下载

SST89E516RD2-40-C-NJE图片预览
型号: SST89E516RD2-40-C-NJE
PDF下载: 下载PDF文件 查看货源
内容描述: FlashFlex MCU [FlashFlex MCU]
分类和应用: 外围集成电路微控制器PC时钟
文件页数/大小: 81 页 / 832 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第67页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第68页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第69页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第70页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第72页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第73页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第74页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第75页  
FlashFlex MCU  
SST89E516RD2 / SST89E516RD  
SST89V516RD2 / SST89V516RD  
Data Sheet  
TABLE 14-8: AC Electrical Characteristics (Continued) (2 of 2)  
TA = -40°C to +85°C, VDD = 2.7-3.6V@33MHz, 4.5-5.5V@40MHz, VSS = 0V  
Oscillator  
33 MHz (x1 Mode)  
40 MHz (x1 Mode)  
16 MHz (x2 Mode)1 20 MHz (x2 Mode)1  
Variable  
Symbol  
Parameter  
Min  
Max  
Min  
Max  
Min  
Max  
Units  
ns  
3
TCLCL - 27 (3V)  
TCLCL - 20 (5V)  
7TCLCL - 70 (3V)  
7TCLCL - 50 (5V)  
TCLCL - 20  
TWHQX  
Data Hold After WR#  
5
ns  
142  
10  
ns  
TQVWH  
TQVWX  
Data Valid to WR# High  
125  
5
ns  
ns  
Data Valid to WR# High to Low  
Transition  
RD# Low to Address Float  
0
0
0
ns  
TRLAZ  
RD# to WR# High to ALE High  
5
55  
TCLCL - 25 (3V)  
TCLCL - 15 (5V)  
TCLCL + 25 (3V)  
TCLCL + 15 (5V)  
ns  
TWHLH  
10  
40  
ns  
T14-8.0 1273  
1. Calculated values are for x1 Mode only  
Explanation of Symbols Each timing symbol has 5 characters. The first character is always a ‘T’ (stands for  
time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that  
signal. The following is a list of all the characters and what they stand for.  
A: Address  
Q: Output data  
C: Clock  
R: RD# signal  
D: Input data  
T: Time  
H: Logic level HIGH  
I: Instruction (program memory contents)  
L: Logic level LOW or ALE  
P: PSEN#  
V: Valid  
W: WR# signal  
X: No longer a valid logic level  
Z: High Impedance (Float)  
For example:  
AVLL = Time from Address Valid to ALE Low  
LLPL = Time from ALE Low to PSEN# Low  
T
T
©2007 Silicon Storage Technology, Inc.  
S71273-03-000  
1/07  
71  
 复制成功!