欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST89E516RD2-40-C-NJE 参数 Datasheet PDF下载

SST89E516RD2-40-C-NJE图片预览
型号: SST89E516RD2-40-C-NJE
PDF下载: 下载PDF文件 查看货源
内容描述: FlashFlex MCU [FlashFlex MCU]
分类和应用: 外围集成电路微控制器PC时钟
文件页数/大小: 81 页 / 832 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第42页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第43页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第44页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第45页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第47页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第48页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第49页浏览型号SST89E516RD2-40-C-NJE的Datasheet PDF文件第50页  
FlashFlex MCU  
SST89E516RD2 / SST89E516RD  
SST89V516RD2 / SST89V516RD  
Data Sheet  
8.0 PROGRAMMABLE COUNTER ARRAY  
The Programmable Counter Array (PCA) present on the  
SST89E/V516RDx is a special 16-bit timer that has five 16-  
bit capture/compare modules. Each of the modules can be  
programmed to operate in one of four modes: rising and/or  
falling edge capture, software timer, high-speed output, or  
pulse width modulator. The 5th module can be pro-  
grammed as a Watchdog Timer in addition to the other four  
modes. Each module has a pin associated with it in port 1.  
Module 0 is connected to P1.3 (CEX0), module 1 to P1[4]  
(CEX1), module 2 to P1[5] (CEX2), module 3 to P1[6]  
(CEX3), and module 4 to P1[7] (CEX4). PCA configuration  
is shown in Figure 8-1.  
PCA. External events associated with modules are shared  
with corresponding Port 1 pins. Modules not using the port  
pins can still be used for standard I/O.  
Each of the five modules can be programmed in any of the  
following modes:  
Rising and/or falling edge capture  
Software timer  
High speed output  
Watchdog Timer (Module 4 only)  
Pulse Width Modulator (PWM)  
8.2 PCA Timer/Counter  
8.1 PCA Overview  
The PCA timer is a free-running 16-bit timer consisting of  
registers CH and CL (the high and low bytes of the count  
values). The PCA timer is common time base for all five  
modules and can be programmed to run at: 1/6 the oscilla-  
tor frequency, 1/2 the oscillator frequency, Timer 0 overflow,  
or the input on the ECI pin (P1.2). The timer/counter source  
is determined from the CPS1 and CPS0 bits in the CMOD  
SFR as follows (see “PCA Timer/Counter Mode Register  
(CMOD)” on page 27):  
PCA provides more timing capabilities with less CPU inter-  
vention than the standard timer/counter. Its advantages  
include reduced software overhead and improved accuracy.  
The PCA consists of a dedicated timer/counter which  
serves as the time base for an array of five compare/cap-  
ture modules. Figure 8-1 shows a block diagram of the  
TABLE  
8-1: PCA Timer/Counter Source  
CPS1  
CPS0  
12 Clock Mode  
OSC /12  
OSC /4  
6 Clock Mode  
fOSC /6  
0
0
1
1
0
1
0
1
f
f
fOSC /2  
Timer 0 overflow  
Timer 0 overflow  
External clock at ECI pin  
(maximum rate = fOSC /8)  
External clock at ECI pin  
(maximum rate = fOSC /4)  
T8-1.0 1273  
16 Bits Each  
Module 0  
P1.3/CEX0  
P1.4/CEX1  
P1.5/CEX2  
P1.6/CEX3  
Module 1  
Module 2  
Module 3  
Module 4  
16 Bits  
PCA Timer/Counter  
P1.7/CEX4  
1273 F20.0  
FIGURE  
8-1: PCA Timer/Counter and Compare/Capture Modules  
©2007 Silicon Storage Technology, Inc.  
S71273-03-000  
1/07  
46