欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST25WF040-40-5I-QAF 参数 Datasheet PDF下载

SST25WF040-40-5I-QAF图片预览
型号: SST25WF040-40-5I-QAF
PDF下载: 下载PDF文件 查看货源
内容描述: 512千位/ 1兆位/ 2兆位/ 4Mbit的1.8V SPI串行闪存 [512 Kbit / 1 Mbit / 2 Mbit / 4Mbit 1.8V SPI Serial Flash]
分类和应用: 闪存
文件页数/大小: 32 页 / 882 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第3页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第4页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第5页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第6页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第8页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第9页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第10页浏览型号SST25WF040-40-5I-QAF的Datasheet PDF文件第11页  
512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit 1.8V SPI Serial Flash
SST25WF512 / SST25WF010 / SST25WF020 / SST25WF040
Data Sheet
Status Register
The software status register provides status on whether the
flash memory array is available for any Read or Write oper-
ation, whether the device is Write enabled, and the state of
the Memory Write protection. During an internal Erase or
TABLE 4: Software Status Register
Bit
0
1
2
3
4
5
6
Name
BUSY
WEL
BP0
BP1
BP2
RES
AAI
Function
1 = Internal Write operation is in progress
0 = No internal Write operation is in progress
1 = Device is memory Write enabled
0 = Device is not memory Write enabled
Indicate current level of block write protection (See Tables 5 through 8)
Indicate current level of block write protection (See Tables 5 through 8)
Indicate current level of block write protection (See Tables 5 through 8)
Reserved for future use
Auto Address Increment Programming status
1 = AAI programming mode
0 = Byte-Program mode
1 = BP1 and BP0 are read-only bits
0 = BP1 and BP0 are read/writable
Default at
Power-up
0
0
1
1
1
0
0
Read/Write
R
R
R/W
R/W
R/W
N/A
R
Program operation, the status register may be read only to
determine the completion of an operation in progress.
Table 4 describes the function of each bit in the software
status register.
7
BPL
0
R/W
T4.1 1328
Busy
The Busy bit determines whether there is an internal Erase
or Program operation in progress. A ‘1’ for the Busy bit indi-
cates the device is busy with an operation in progress. A ‘0’
indicates the device is ready for the next valid operation.
Write Enable Latch (WEL)
The Write-Enable-Latch bit indicates the status of the inter-
nal Write-Enable-Latch memory. If the WEL bit is set to ‘1’,
it indicates the device is Write enabled. If the bit is set to ‘0’
(reset), it indicates the device is not Write enabled and
does not accept any Write (Program/Erase) commands.
The Write-Enable-Latch bit is automatically reset under the
following conditions:
Device Reset
Power-up
Write-Disable (WRDI) instruction completion
Byte-Program instruction completion
Auto Address Increment (AAI) programming is
completed or reached its highest unprotected
memory address
Sector-Erase instruction completion
Block-Erase instruction completion
Chip-Erase instruction completion
Write-Status-Register instructions
Auto Address Increment (AAI)
The Auto Address Increment Programming-Status bit pro-
vides status on whether the device is in AAI programming
mode or Byte-Program mode. The default at power up is
Byte-Program mode.
©2009 Silicon Storage Technology, Inc.
S71328-08-000
11/09
7