欢迎访问ic37.com |
会员登录 免费注册
发布采购

89E52RD2-40-C-NJE 参数 Datasheet PDF下载

89E52RD2-40-C-NJE图片预览
型号: 89E52RD2-40-C-NJE
PDF下载: 下载PDF文件 查看货源
内容描述: 8位8051 Compatibale单片机(MCU)与嵌入式超快闪记忆 [8 bit 8051-Compatibale Microcontroller (MCU) with Embedded SuperFlash Memory]
分类和应用: 微控制器
文件页数/大小: 91 页 / 969 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第38页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第39页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第40页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第41页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第43页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第44页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第45页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第46页  
FlashFlex51 MCU  
SST89E52RD2 / SST89E54RD2 / SST89E58RD2 / SST89E516RD2  
SST89V52RD2 / SST89V54RD2 / SST89V58RD2 / SST89V516RD2  
Preliminary Specifications  
4.2.4.7 Prog-SC0, Prog-SC1  
Prog-SC0 command is used to program the SC0 bit. This  
command only changes the SC0 bit and has no effect on  
BSEL bit until after a reset cycle.  
IAP Enable  
ORL SFCF, #40H  
Set-up Enable-Clock-Double  
MOV SFAH, #55H  
SC0 bit previously in un-programmed state can be pro-  
grammed by this command. The Prog-SC0 command  
should reside only in Block 1 or external code memory.  
MOV SFDT, #0AAH  
Prog-SC1 command is used to program the SC1 bit. This  
command only changes the SC1 bit and has no effect on  
SFCF[1] bit until after a reset cycle.  
Program Enable-Clock-Double  
Program Enable-Clock-Double  
Interrupt scheme  
Polling scheme  
MOV SFCM, #08H  
MOV SFCM, #88H  
SC1 bit previously in un-programmed state can be pro-  
grammed by this command. The Prog-SC1 command  
should reside only in Block 1 or external code memory.  
Polling SFST[2]  
indicates completion  
INT1# Interrupt  
indicates completion  
1255 F15.0  
IAP Enable  
ORL SFCF, #40H  
There are no IAP counterparts for the external host com-  
mands Select-Block0 and Select-Block1.  
4.2.5 Polling  
Set-up Program SC0  
MOV SFAH, #5AH  
MOV SFDT, #0AAH  
Set-up Program SC1  
MOV SFAH, #0AAH  
MOV SFDT, #0AAH  
A command that uses the polling method to detect flash  
operation completion should poll on the FLASH_BUSY bit  
(SFST[2]). When FLASH_BUSY de-asserts (logic 0), the  
device is ready for the next operation.  
MOVC instruction may also be used for verification of the  
Programming and Erase operation of the flash memory.  
MOVC instruction will fail if it is directed at a flash block that  
is still busy.  
Program SC0 or SC1 -  
Polling scheme  
MOV SFCM, #09H  
Program SC0 or SC1 -  
Interrupt scheme  
MOV SFCM, #89H  
4.2.6 Interrupt Termination  
Polling SFST[2]  
indicates completion  
INT1# Interrupt  
indicates completion  
If interrupt termination is selected, (SFCM[7] is set), then  
an interrupt (INT1) will be generated to indicate flash opera-  
tion completion. Under this condition, the INT1 becomes an  
internal interrupt source. The INT1# pin can now be used  
as a general purpose port pin and it cannot be the source  
of External Interrupt 1 during in-application programming.  
1255 F14.0  
4.2.4.8 Enable-Clock-Double  
Enable-Clock-Double command is used to make the MCU  
run at 6 clocks per machine cycle. The standard (default) is  
12 clocks per machine cycle (i.e. clock double command  
disabled).  
In order to use an interrupt to signal flash operation termi-  
nation. EX1 and EA bits of IE register must be set. The IT1  
bit of TCON register must also be set for edge trigger  
detection.  
.
©2004 Silicon Storage Technology, Inc.  
S71255-00-000  
3/04  
42  
 复制成功!