欢迎访问ic37.com |
会员登录 免费注册
发布采购

89E52RD2-40-C-NJE 参数 Datasheet PDF下载

89E52RD2-40-C-NJE图片预览
型号: 89E52RD2-40-C-NJE
PDF下载: 下载PDF文件 查看货源
内容描述: 8位8051 Compatibale单片机(MCU)与嵌入式超快闪记忆 [8 bit 8051-Compatibale Microcontroller (MCU) with Embedded SuperFlash Memory]
分类和应用: 微控制器
文件页数/大小: 91 页 / 969 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第14页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第15页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第16页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第17页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第19页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第20页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第21页浏览型号89E52RD2-40-C-NJE的Datasheet PDF文件第22页  
FlashFlex51 MCU  
SST89E52RD2 / SST89E54RD2 / SST89E58RD2 / SST89E516RD2  
SST89V52RD2 / SST89V54RD2 / SST89V58RD2 / SST89V516RD2  
Preliminary Specifications  
TABLE  
3-7: CPU RELATED SFRS  
Bit Address, Symbol, or Alternative Port Function  
Direct  
Address  
Reset  
Value  
Symbol Description  
MSB  
LSB  
ACC1  
B1  
PSW1  
Accumulator  
B Register  
E0H  
F0H  
D0H  
ACC[7:0]  
B[7:0]  
00H  
00H  
00H  
Program Status  
Word  
CY  
AC  
F0  
RS1  
RS0  
OV  
F1  
P
SP  
Stack Pointer  
81H  
82H  
SP[7:0]  
07H  
00H  
DPL  
Data Pointer  
Low  
DPL[7:0]  
DPH  
Data Pointer  
High  
83H  
DPH[7:0]  
00H  
IE1  
IEA1  
Interrupt Enable  
A8H  
E8H  
EA  
-
EC  
-
ET2  
-
ES  
ET1  
EX1  
-
ET0  
-
EX0  
-
00H  
Interrupt  
Enable A  
-
EBO  
xxxx0xxxb  
IP1  
Interrupt Priority  
Reg  
B8H  
B7H  
F8H  
F7H  
-
-
-
-
PPC  
PT2  
PS  
PT1  
PX1  
PT0  
PX0 x0000000b  
PX0H x0000000b  
IPH  
IP11  
IP1H  
Interrupt Priority  
Reg High  
PPCH PT2H PSH PT1H PX1H  
PT0H  
Interrupt Priority  
Reg A  
-
-
-
-
-
-
PBO  
-
-
-
-
-
-
xxxx0xxxb  
xxxx0xxxb  
Interrupt Priority  
Reg A High  
PBOH  
PCON  
AUXR  
Power Control  
Auxiliary Reg  
87H  
8EH  
A2H  
AEH  
SMOD1 SMOD0 BOF POF GF1  
GF0  
-
PD  
IDL  
AO  
00010000b  
xxxxxxx00b  
-
-
-
-
-
-
-
-
-
GF2  
0
EXTRAM  
AUXR1 Auxiliary Reg 1  
0
-
DPS xxxx00x0b  
XICON External  
Interrupt Control  
0
EX3  
IE3  
IT3  
EX2  
IE2  
IT2  
00H  
T3-7.0 1255  
1. Bit Addressable SFRs  
TABLE  
3-8: FLASH MEMORY PROGRAMMING SFRS  
Bit Address, Symbol, or Alternative Port Function  
Direct  
Address MSB  
Reset  
Value  
Symbol Description  
LSB  
SFCF  
SFCM  
SFAL  
SFAH  
SFDT  
SFST  
SuperFlash  
Configuration  
B1H  
B2H  
B3H  
B4H  
B5H  
B6H  
-
IAPEN  
-
-
-
-
SWR BSEL x0xxxx00b  
SuperFlash  
Command  
FIE  
FCM[6:0]  
00H  
SuperFlash  
Address Low  
SuperFlash Low Order Byte Address Register - A7 to A0 (SFAL)  
SuperFlash High Order Byte Address Register - A15 to A8 (SFAH)  
SuperFlash Data Register  
00H  
00H  
00H  
SuperFlash  
Address High  
SuperFlash  
Data  
SuperFlash  
Status  
SB1_i SB2_i SB3_i  
-
EDC_i FLASH_BUSY  
-
-
000x00xxb  
T3-8.0 1255  
©2004 Silicon Storage Technology, Inc.  
S71255-00-000  
3/04  
18  
 复制成功!