欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28405OXC 参数 Datasheet PDF下载

CY28405OXC图片预览
型号: CY28405OXC
PDF下载: 下载PDF文件 查看货源
内容描述: CK409兼容的时钟合成器 [CK409-Compliant Clock Synthesizer]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 18 页 / 198 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28405OXC的Datasheet PDF文件第10页浏览型号CY28405OXC的Datasheet PDF文件第11页浏览型号CY28405OXC的Datasheet PDF文件第12页浏览型号CY28405OXC的Datasheet PDF文件第13页浏览型号CY28405OXC的Datasheet PDF文件第14页浏览型号CY28405OXC的Datasheet PDF文件第15页浏览型号CY28405OXC的Datasheet PDF文件第17页浏览型号CY28405OXC的Datasheet PDF文件第18页  
CY28405  
AC Electrical Specifications (continued)  
Parameter  
TLOW  
Description  
PCIF and PCI Low Time  
Conditions  
Min.  
Max.  
Unit  
Measurement at 0.4V  
12.0  
ns  
TR / TF  
PCIF and PCI Rise and Fall Times  
Measured between 0.4V and  
2.4V  
0.5  
2.0  
ns  
TSKEW  
TCCJ  
Any PCI Clock to Any PCI Clock Skew Measurement at 1.5V  
500  
250  
ps  
ps  
PCIF and PCI Cycle to Cycle Jitter  
Measurement at 1.5V  
DOT  
TDC  
Duty Cycle  
Measurement at 1.5V  
Measurement at 1.5V  
Measurement at 2.4V  
Measurement at 0.4V  
45  
55  
%
ns  
ns  
ns  
TPERIOD  
THIGH  
Period  
20.8257  
8.994  
8.794  
20.8340  
10.486  
10.386  
DOT High Time  
DOT Low Time  
Rise and Fall Times  
TLOW  
TR / TF  
Measured between 0.4V and  
2.4V  
0.5  
1.0  
ns  
ps  
TCCJ  
Cycle to Cycle Jitter  
10-Ps period  
350  
USB  
TDC  
Duty Cycle  
Measurement at 1.5V  
Measurement at 1.5V  
Measurement at 2.4V  
Measurement at 0.4V  
45  
55  
%
ns  
ns  
ns  
TPERIOD  
THIGH  
Period  
20.8257  
8.094  
7.694  
20.8340  
10.036  
9.836  
USB High Time  
USB Low Time  
Rise and Fall Times  
TLOW  
TR / TF  
Measured between 0.4V and  
2.4V  
1.0  
2.0  
ns  
ps  
TCCJ  
Cycle to Cycle Jitter  
125-Ps period  
350  
REF  
TDC  
REF Duty Cycle  
REF Period  
Measurement at 1.5V  
Measurement at 1.5V  
45  
55  
%
TPERIOD  
TR / TF  
69.827  
69.855  
ns  
REF Rise and Fall Times  
Measured between 0.4V and  
2.4V  
1.0  
4.0  
V/ns  
ps  
TCCJ  
REF Cycle to Cycle Jitter  
Measurement at 1.5V  
1000  
ENABLE/DISABLE and SET-UP  
TSTABLE All Clock Stabilization from Power-up  
TSS  
10.0  
0
1.5  
ms  
ns  
ns  
Stopclock Set-up Time  
Stopclock Hold Time  
TSH  
Table 7. Group Timing Relationship and Tolerances  
Offset  
Group  
Conditions  
3V66 Leads PCI  
Min.  
1.5 ns  
Max.  
3V66 to PCI  
3.5 ns  
Table 8. USB to DOT Phase Offset  
Parameter  
DOT Skew  
USB Skew  
VCH SKew  
Typical  
0°  
Value  
0.0 ns  
0.0 ns  
0.0 ns  
Tolerance  
1000 ps  
1000 ps  
1000 ps  
180°  
0°  
Rev 1.0,November 20, 2006  
Page 16 of 18  
 复制成功!