欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28301 参数 Datasheet PDF下载

CY28301图片预览
型号: CY28301
PDF下载: 下载PDF文件 查看货源
内容描述: 频率发生器英特尔(R )集成芯片组 [Frequency Generator for Intel(r) Integrated Chipset]
分类和应用:
文件页数/大小: 13 页 / 168 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28301的Datasheet PDF文件第3页浏览型号CY28301的Datasheet PDF文件第4页浏览型号CY28301的Datasheet PDF文件第5页浏览型号CY28301的Datasheet PDF文件第6页浏览型号CY28301的Datasheet PDF文件第8页浏览型号CY28301的Datasheet PDF文件第9页浏览型号CY28301的Datasheet PDF文件第10页浏览型号CY28301的Datasheet PDF文件第11页  
CY28301  
Byte 6: Vendor ID and Revision ID Register (Read-only)  
Bit  
Name  
Default  
Pin Description  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Revision_ID1  
Revision_ID0  
Vendor_ID3  
Vendor_ID2  
Vendor _ID1  
Vendor _ID0  
0
0
1
0
0
0
Revision ID bit[1]  
Revision ID bit[0]  
Bit[3] of Cypress’s Vendor ID. This bit is Read-only.  
Bit[2] of Cypress’s Vendor ID. This bit is Read-only.  
Bit[1] of Cypress’s Vendor ID. This bit is Read-only.  
Bit[0] of Cypress’s Vendor ID. This bit is Read-only.  
Byte 7: Control Register 7  
Bit  
Bit 7  
Pin#  
Name  
Reserved  
Default  
Pin Description  
0
1
1
0
1
1
0
0
Reserved  
Bit 6  
35  
34  
24_48MHz_DRV  
48MHz_DRV  
Reserved  
0 = Norm, 1 = High drive  
0 = Norm, 1 = High drive  
Reserved  
Bit 5  
Bit 4  
Bit 3  
35  
34  
24_48MHz  
48 MHz  
(Active/Inactive)  
(Active/Inactive)  
Reserved  
Bit 2  
Bit 1  
Reserved  
Bit 0  
Reserved  
Reserved  
Byte 8: Reserved Register  
Bit  
Name  
Default  
Pin Description  
Bit 7  
Bit 6  
PCI_Skew1  
PCI_Skew0  
0
0
PCI skew control  
00 = Normal  
01 = –500 ps  
10 = Reserved  
11 = +500 ps  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
1
1
1
1
1
0
Reserved. Write with ‘1’  
Reserved. Write with ‘1’  
Reserved. Write with ‘1’  
Reserved. Write with ‘1’  
Reserved. Write with ‘1’  
Reserved  
Byte 9: Reserved Register  
Bit Name  
Default  
Pin Description  
Bit 7  
SDRAM_DRV  
0
SDRAM clock output drive strength  
0 = Normal  
1 = High Drive  
Bit 6  
PCI_DRV  
0
PCI and AGP clock output drive strength  
0 = Normal  
1 = High drive  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Rev 1.0,November 27, 2006  
Page 7 of 13