欢迎访问ic37.com |
会员登录 免费注册
发布采购

S29GL256M10TAIR10 参数 Datasheet PDF下载

S29GL256M10TAIR10图片预览
型号: S29GL256M10TAIR10
PDF下载: 下载PDF文件 查看货源
内容描述: 3.0伏只页面模式闪存具有0.23微米的MirrorBit制程技术 [3.0 Volt-only Page Mode Flash Memory featuring 0.23 um MirrorBit process technology]
分类和应用: 闪存内存集成电路光电二极管
文件页数/大小: 160 页 / 4686 K
品牌: SPANSION [ SPANSION ]
 浏览型号S29GL256M10TAIR10的Datasheet PDF文件第116页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第117页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第118页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第119页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第121页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第122页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第123页浏览型号S29GL256M10TAIR10的Datasheet PDF文件第124页  
P r e l i m i n a r y  
apply to the chip erase command.) If additional sectors are selected for erasure,  
the entire time-out also applies after each additional sector erase command.  
When the time-out period is complete, DQ3 switches from a “0” to a “1.If the  
time between additional sector erase commands from the system can be as-  
sumed to be less than 50 µs, the system need not monitor DQ3. See also the  
Sector Erase Command Sequence section.  
After the sector erase command is written, the system should read the status of  
DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted  
the command sequence, and then read DQ3. If DQ3 is “1,the Embedded Erase  
algorithm has begun; all further commands (except Erase Suspend) are ignored  
until the erase operation is complete. If DQ3 is “0,the device will accept addi-  
tional sector erase commands. To ensure the command has been accepted, the  
system software should check the status of DQ3 prior to and following each sub-  
sequent sector erase command. If DQ3 is high on the second status check, the  
last command might not have been accepted.  
Table 33 shows the status of DQ3 relative to the other status bits.  
DQ1: Write-to-Buffer Abort  
DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these  
conditions DQ1 produces a “1. The system must issue the Write-to-Buffer-Abort-  
Reset command sequence to return the device to reading array data. See Write  
Buffer section for more details.  
Table 33. Write Operation Status  
DQ7  
(Note 2)  
DQ5  
(Note 1) DQ3  
DQ2  
(Note 2)  
RY/  
BY#  
Status  
DQ6  
DQ1  
0
Embedded Program Algorithm  
Embedded Erase Algorithm  
Program-Suspended  
DQ7#  
0
Toggle  
Toggle  
0
0
N/A  
1
No toggle  
Toggle  
0
0
Standard  
Mode  
N/A  
Invalid (not allowed)  
Data  
1
1
1
1
0
Program Program-  
Suspend  
Mode  
Sector  
Suspend  
Read  
Non-Program  
Suspended Sector  
Erase-Suspended  
Sector  
1
No toggle  
0
N/A  
Toggle  
N/A  
N/A  
N/A  
Erase-  
Suspend  
Read  
Erase  
Suspend  
Mode  
Non-Erase  
Suspended Sector  
Data  
Erase-Suspend-Program  
(Embedded Program)  
DQ7#  
Toggle  
0
N/A  
Busy (Note 3)  
Abort (Note 4)  
DQ7#  
DQ7#  
Toggle  
Toggle  
0
0
N/A  
N/A  
N/A  
N/A  
0
1
0
0
Write-to-  
Buffer  
Notes:  
1. DQ5 switches to ‘1’ when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the  
maximum timing limits. Refer to the section on DQ5 for more information.  
2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for  
further details.  
3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.  
4. DQ1 switches to ‘1’ when the device has aborted the write-to-buffer operation  
120  
S29GLxxxM MirrorBitTM Flash Family  
S29GLxxxM_00A5 April 30, 2004  
 复制成功!