欢迎访问ic37.com |
会员登录 免费注册
发布采购

S25FL040A0LVFI001 参数 Datasheet PDF下载

S25FL040A0LVFI001图片预览
型号: S25FL040A0LVFI001
PDF下载: 下载PDF文件 查看货源
内容描述: 4兆位CMOS 3.0伏闪存与50MHz的SPI (串行外设接口)总线和小部门的引导和参数存储 [4 Megabit CMOS 3.0 Volt Flash Memory with 50MHz SPI (Serial Peripheral Interface) Bus and Small Sector for Boot and Parameter Storage]
分类和应用: 闪存存储
文件页数/大小: 35 页 / 1040 K
品牌: SPANSION [ SPANSION ]
 浏览型号S25FL040A0LVFI001的Datasheet PDF文件第9页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第10页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第11页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第12页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第14页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第15页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第16页浏览型号S25FL040A0LVFI001的Datasheet PDF文件第17页  
D a t a S h e e t ( P r e l i m i n a r y )  
– Write Disable (WRDI)  
– Write Status Register (WRSR)  
„ Software Protected Mode (SPM): The Block Protect (BP2, BP1, BP0) bits define the section of the  
memory array that can be read but not programmed or erased. Table 7.1 and Table 7.2 show the sizes and  
address ranges of protected areas that are defined by Status Register bits BP2:BP0.  
„ Hardware Protected Mode (HPM): The Write Protect (W#) input and the Status Register Write Disable  
(SRWD) bit together provide write protection.  
„ Clock Pulse Count: The device verifies that all program, erase, and Write Status Register commands  
consist of a clock pulse count that is a multiple of eight before executing them.  
Table 7.1 S25FL040A Protected Area Sizes (Top Boot)  
Status Register  
Block Protect Bits  
Memory Array  
Protected  
BP2 BP1 BP0 Address Range  
Protected  
Unprotected  
Unprotected Protected Portion of  
Sectors  
Address Range  
Sectors  
SA12:SA0  
SA11:SA0  
SA10:SA0  
SA6:SA0  
SA5:SA0  
SA3:SA0  
None  
Total Memory Area  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
None  
(0) None  
00000–7FFFF  
00000–7BFFF  
00000–77FFF  
00000–6FFFF  
00000–5FFFF  
00000–3FFFF  
None  
None (0)  
7C000–7FFFF  
78000–7FFFF  
70000–7FFFF  
60000–7FFFF  
40000–7FFFF  
00000–7FFFF  
00000–7FFFF  
(1) SA12  
Upper 1/32 (16 KB)  
Upper 1/16 (32 KB)  
Upper 1/8 (64 KB)  
Upper 1/4 (128 KB)  
Upper 1/2 (256 KB)  
All (512 KB)  
(2) SA12:SA11  
(6) SA12:SA7  
(7) SA12:SA6  
(9) SA12:SA4  
(13) SA12:SA0  
(13) SA12:SA0  
None  
None  
All (512 KB)  
Table 7.2 S25FL040A Protected Area Sizes (Bottom Boot)  
Status Register  
Block Protect Bits  
Memory Array  
Protected  
BP2 BP1 BP0 Address Range  
Protected  
Sectors  
Unprotected  
Unprotected Protected Portion of  
Address Range  
Sectors  
SA12:SA0  
SA12:SA1  
SA12:SA2  
SA12:SA4  
SA12:SA5  
SA12:SA7  
None  
Total Memory Area  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
None  
(0)  
00000–7FFFF  
04000–7FFFF  
08000–7FFFF  
10000–7FFFF  
20000–7FFFF  
40000–7FFFF  
None  
0
00000–03FFF  
00000–07FFF  
00000–0FFFF  
00000–1FFFF  
00000–3FFFF  
00000–7FFFF  
00000–7FFFF  
(1) SA0  
Lower 1/32 (16 KB)  
Lower 1/16 (32 KB)  
Lower 1/8 (64 KB)  
Lower 1/4 (128 KB)  
Lower 1/2 (256 KB)  
All (512 KB)  
(2) SA1:SA0  
(6) SA5:SA0  
(7) SA6:SA0  
(9) SA8:SA0  
(13) SA12:SA0  
(13) SA12:SA0  
None  
None  
All (512 KB)  
August 31, 2006 S25FL040A_00_B0  
S25FL040A  
11