欢迎访问ic37.com |
会员登录 免费注册
发布采购

AM29BL162CB70RZF 参数 Datasheet PDF下载

AM29BL162CB70RZF图片预览
型号: AM29BL162CB70RZF
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位( 1一M× 16位) CMOS 3.0伏只突发模式闪存 [16 Megabit (1 M x 16-Bit) CMOS 3.0 Volt-only Burst Mode Flash Memory]
分类和应用: 闪存
文件页数/大小: 50 页 / 843 K
品牌: SPANSION [ SPANSION ]
 浏览型号AM29BL162CB70RZF的Datasheet PDF文件第18页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第19页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第20页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第21页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第23页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第24页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第25页浏览型号AM29BL162CB70RZF的Datasheet PDF文件第26页  
D A T A S H E E T  
The system can determine the status of the erase op-  
eration by using DQ7, DQ6, DQ2, or RY/BY#. See  
Write Operation Status” for information on these status  
bits. When the Embedded Erase algorithm is complete,  
the device returns to reading array data and addresses  
are no longer latched.  
START  
Write Program  
Command Sequence  
Figure 6 illustrates the algorithm for the erase opera-  
tion. See the Erase/Program Operations tables in “AC  
Characteristics” for parameters, and to Figure 19 for  
timing diagrams.  
Data Poll  
from System  
Sector Erase Command Sequence  
Embedded  
Program  
algorithm  
in progress  
Sector erase is a six bus cycle operation. The sector  
erase command sequence is initiated by writing two un-  
lock cycles, followed by a set-up command. Two addi-  
tional unlock write cycles are then followed by the  
address of the sector to be erased, and the sector  
erase command. Table 8 shows the address and data  
requirements for the sector erase command sequence.  
Verify Data?  
Yes  
No  
The device does not require the system to preprogram  
the memory prior to erase. The Embedded Erase algo-  
rithm automatically programs and verifies the sector for  
an all zero data pattern prior to electrical erase. The  
system is not required to provide any controls or tim-  
ings during these operations.  
No  
Increment Address  
Last Address?  
Yes  
Programming  
Completed  
After the command sequence is written, a sector erase  
time-out of 50 µs begins. During the time-out period,  
additional sector addresses and sector erase com-  
mands may be written. Loading the sector erase buffer  
may be done in any sequence, and the number of sec-  
tors may be from one sector to all sectors. The time be-  
tween these additional cycles must be less than 50 µs,  
otherwise the last address and command might not be  
accepted, and erasure may begin. It is recommended  
that processor interrupts be disabled during this time to  
ensure all commands are accepted. The interrupts can  
be re-enabled after the last Sector Erase command is  
written. If the time between additional sector erase  
commands can be assumed to be less than 50 µs, the  
system need not monitor DQ3. Any command other  
than Sector Erase or Erase Suspend during the  
time-out period resets the device to reading array  
data. The system must rewrite the command sequence  
and any additional sector addresses and commands.  
Note: See Table 8 for program command sequence.  
Figure 5. Program Operation  
Chip Erase Command Sequence  
Chip erase is a six bus cycle operation. The chip erase  
command sequence is initiated by writing two unlock  
cycles, followed by a set-up command. Two additional  
unlock write cycles are then followed by the chip erase  
command, which in turn invokes the Embedded Erase  
algorithm. The device does not require the system to  
preprogram prior to erase. The Embedded Erase algo-  
rithm automatically preprograms and verifies the entire  
memory for an all zero data pattern prior to electrical  
erase. The system is not required to provide any con-  
trols or timings during these operations. Table 8 shows  
the address and data requirements for the chip erase  
command sequence.  
The system can monitor DQ3 to determine if the sector  
erase timer has timed out. (See the “DQ3: Sector Erase  
Timer” section.) The time-out begins from the rising  
edge of the final WE# pulse in the command sequence.  
Any commands written to the chip during the Embed-  
ded Erase algorithm are ignored. Note that a hardware  
reset during the chip erase operation immediately ter-  
minates the operation. The Chip Erase command se-  
quence should be reinitiated once the device has  
returned to reading array data, to ensure data integrity.  
Once the sector erase operation has begun, only the  
Erase Suspend command is valid. All other commands  
are ignored. Note that a hardware reset during the  
sector erase operation immediately terminates the op-  
eration. The Sector Erase command sequence should  
be reinitiated once the device has returned to reading  
array data, to ensure data integrity.  
20  
Am29BL162C  
July 8, 2005