High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Datasheet
Table 2.4 Serial EEPROM Interface Signals (continued)
PIN
NO.
BUFFER
TYPE
NUM
PINS
NAME
SYMBOL
DESCRIPTION
69
EEPROM Clock,
GPO4 RX_DV,
RX_CLK
EECLK/GPO4/
RX_DV/RX_CLK
O8
1
EEPROM Clock: Serial EEPROM
Clock pin.
General Purpose Output 4: This
pin can also function as a general-
purpose output, or it can be
configured to monitor the RX_DV or
RX_CLK signals on the internal MII
port. When configured as a GPO
signal, or as an RX_DV/RX_CLK
monitor, the EECS pin is deasserted
so as to never unintentionally access
the serial EEPROM. This signal
cannot function as a general-
purpose input.
Table 2.5 System and Power Signals
PIN
NO.
BUFFER
TYPE
NUM
PINS
NAME
SYMBOL
DESCRIPTION
6
Crystal 1, Clock In
XTAL1/CLKIN
lclk
1
External 25MHz Crystal Input. This
pin can also be connected to single-
ended TTL oscillator (CLKIN). If this
method is implemented, XTAL2
should be left unconnected.
5
Crystal 2
Reset
XTAL2
Oclk
1
1
External 25MHz Crystal output.
95
nRESET
IS
(PU)
Active-low reset input. Resets all logic
and registers within the LAN9218i.
This signal is pulled high with a weak
internal pull-up resistor. If nRESET is
left unconnected, the LAN9218i will
rely on its internal power-on reset
circuitry.
Note:
The LAN9218i must always
be read at least once after
power-up, reset, or upon
return from a power-saving
state or write operations will
not function. See Section
3.10, "Detailed Reset
Description," on page 39 for
additional information
SMSC LAN9218i
17
Revision 1.8 (06-06-07)
DATASHEET
SMSC [ SMSC CORPORATION ]
