欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9211_0711 参数 Datasheet PDF下载

LAN9211_0711图片预览
型号: LAN9211_0711
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能小尺寸单芯片以太网控制器与HP Auto-MDIX的 [High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX]
分类和应用: 控制器以太网
文件页数/大小: 146 页 / 1764 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9211_0711的Datasheet PDF文件第32页浏览型号LAN9211_0711的Datasheet PDF文件第33页浏览型号LAN9211_0711的Datasheet PDF文件第34页浏览型号LAN9211_0711的Datasheet PDF文件第35页浏览型号LAN9211_0711的Datasheet PDF文件第37页浏览型号LAN9211_0711的Datasheet PDF文件第38页浏览型号LAN9211_0711的Datasheet PDF文件第39页浏览型号LAN9211_0711的Datasheet PDF文件第40页  
High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX  
Datasheet  
Table 3.8 Endian Ordering Logic Operation  
FIFO Access via Data  
FIFO Port (00h-3Ch)  
Direct FIFO Access via  
FIFO_SEL  
CSR Access  
Host Data Bus  
Host Data Bus  
Host Data Bus  
D[15:8]  
D[7:0]  
D[15:8]  
D[7:0]  
D[15:8]  
D[7:0]  
A1=1  
A1=0  
A1=1  
A1=0  
A1=1  
A1=0  
A1=1  
A1=0  
A1=1  
A1=0  
A1=1  
A1=0  
A1=1  
A1=0  
A1=1  
A1=0  
3
1
0
2
3
1
0
2
1
3
2
0
1
3
2
0
2
0
1
3
2
0
1
3
0
2
3
1
0
2
3
1
3
1
3
1
0
2
0
2
1
3
1
3
2
0
2
0
2
0
2
0
1
3
1
3
0
2
0
2
3
1
3
1
3
2
FPORTEND=0  
FSELEND=0  
1
3
1
3
1
3
1
1
3
1
3
1
3
1
3
0
2
0
2
0
2
0
0
2
0
2
0
2
0
2
FPORTEND=1  
FSELEND=0  
FPORTEND=0  
FSELEND=1  
FPORTEND=1  
FSELEND=1  
FPORTEND=0  
FSELEND=0  
FPORTEND=1  
FSELEND=0  
PORTEND=0  
FSELEND=1  
PORTEND=1  
FSELEND=1  
3.8  
General Purpose Timer (GP Timer)  
The General Purpose Timer is a programmable block that can be used to generate periodic host  
interrupts. The resolution of this timer is 100uS.  
The GP Timer loads the GPT_CNT Register with the value in the GPT_LOAD field and begins counting  
down when the TIMER_EN bit is set to a ‘1.’ On a reset, or when the TIMER_EN bit changes from  
set ‘1’ to cleared ‘0,’ the GPT_CNT field is initialized to FFFFh. The GPT_CNT register is also initialized  
to FFFFh on a reset. Software can write the pre-load value into the GPT_LOAD field at any time; e.g.,  
before or after the TIMER_EN bit is asserted. The GPT Enable bit TIMER_EN is located in the  
GPT_CFG register.  
Once enabled, the GPT counts down either until it reaches 0000h or until a new pre-load value is  
written to the GPT_LOAD field. At 0000h, the counter wraps around to FFFFh, asserts the GPT  
interrupt status bit and the IRQ signal if the GPT_INT_EN bit is set, and continues counting. The GPT  
interrupt status bit is in the INT_STS Register. The GPT_INT hardware interrupt can only be set if the  
GPT_INT_EN bit is set. GPT_INT is a sticky bit (R/WC); i.e., once the GPT_INT bit is set, it can only  
be cleared by writing a ‘1’ to the bit.  
Revision 1.93 (11-27-07)  
36  
SMSC LAN9211  
DATASHEET