欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9210 参数 Datasheet PDF下载

LAN9210图片预览
型号: LAN9210
PDF下载: 下载PDF文件 查看货源
内容描述: 外形小巧单芯片以太网控制器与HP Auto-MDIX的 [Small Form Factor Single- Chip Ethernet Controller with HP Auto-MDIX]
分类和应用: 控制器以太网
文件页数/大小: 458 页 / 4618 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9210的Datasheet PDF文件第124页浏览型号LAN9210的Datasheet PDF文件第125页浏览型号LAN9210的Datasheet PDF文件第126页浏览型号LAN9210的Datasheet PDF文件第127页浏览型号LAN9210的Datasheet PDF文件第129页浏览型号LAN9210的Datasheet PDF文件第130页浏览型号LAN9210的Datasheet PDF文件第131页浏览型号LAN9210的Datasheet PDF文件第132页  
High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface  
Datasheet  
BITS  
DESCRIPTION  
9
Late Collision. When set, indicates that the packet transmission was aborted after the collision  
window of 64 bytes.  
8
Excessive Collisions. When set, this bit indicates that the transmission was aborted after 16  
collisions while attempting to transmit the current packet.  
7
Reserved. This bit is reserved. Always write zeros to this field to guarantee future compatibility.  
6:3  
Collision Count. This counter indicates the number of collisions that occurred before the packet was  
transmitted. It is not valid when excessive collisions (bit 8) is also set.  
2
1
0
Excessive Deferral. If the deferred bit is set in the control register, the setting of the excessive  
deferral bit indicates that the transmission has ended because of a deferral of over 24288 bit times  
during transmission.  
Underrun Error. When set, this bit indicates that the transmitter aborted the associated frame  
because of an underrun condition of the TX Data FIFO. TX Underrun will cause the assertion of the  
TDFU error flag.  
Deferred. When set, this bit indicates that the current packet transmission was deferred.  
9.8.5  
Calculating Actual TX Data FIFO Usage  
The following rules are used to calculate the actual TX Data FIFO space consumed by a TX Packet:  
„
„
TX command 'A' is stored in the TX Data FIFO for every TX buffer  
TX command 'B' is written into the TX Data FIFO when the First Segment (FS) bit is set in TX  
command 'A'  
„
Any DWORD-long data added as part of the “Data Start Offset” is removed from each buffer before  
the data is written to the TX Data FIFO. Any data that is less than 1 DWORD is passed to the TX  
Data FIFO.  
„
„
Payload from each buffer within a Packet is written into the TX Data FIFO.  
Any DWORD-long data added as part of the End Padding is removed from each buffer before the  
data is written to the TX Data FIFO. Any end padding that is less than 1 DWORD is passed to the  
TX Data FIFO  
9.8.6  
Transmit Examples  
9.8.6.1  
TX Example 1  
In this example a single, 111-Byte Ethernet packet will be transmitted. This packet is divided into three  
buffers. The three buffers are as follows:  
Buffer 0:  
„
„
„
7-Byte “Data Start Offset”  
79-Bytes of payload data  
16-Byte “Buffer End Alignment”  
Buffer 1:  
„
„
„
0-Byte “Data Start Offset”  
15-Bytes of payload data  
16-Byte “Buffer End Alignment”  
Buffer 2:  
10-Byte “Data Start Offset”  
„
Revision 1.2 (04-08-08)  
128  
SMSC LAN9312  
DATASHEET  
 复制成功!