LAN91C100FD-FD-SS 参数 Datasheet PDF下载

Note: When an EEPROM access is in progress

the STORE and RELOAD bits will be read back

as high. The remaining 14 bits of this register

will be invalid. During this time attempted

read/write operations, other than polling the

EEPROM status, will NOT have any effect on

the internal registers. The CPU can resume

accesses to the LAN91C100 after both bits are

low. A worst case RELOAD operation initiated

by RESET or by software takes less than

750 sec.

专业IC领域供求交易平台:提供全面的IC Datasheet资料和资讯，Datasheet 1000万数据，IC品牌1000多家。

网站导航 Datasheet资料库电子术语电子百科

服务中心 常见问题委托交易会员服务

关于我们 公司简介联系我们免责申明

产品索引：A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9