I/O SPACE - BANK0
OFFSET
0
NAME
TYPE
SYMBOL
TCR
TRANSMIT CONTROL REGISTER
READ/WRITE
This register holds bits programmed by the CPU to control some of the protocol transmit options.
HIGH
BYTE
EPH
LOOP
STP
SQET
FDUPLX
0
MON_
CSN
NOCRC
0
X
X
0
0
0
X
LOW
BYTE
PAD_EN
0
FORCOL
0
LOOP
0
TXENA
0
X
X
X
X
EPH_LOOP
Internal loopback at the EPH
without CRC and turns itself off. When this bit
is clear the transmitter ignores its own carrier.
Defaults low.
block. Serial data is looped back when set.
Defaults low. When EPH_LOOP is high, the
following transmit outputs are forced inactive:
TXD0-3=0h, TXEN100=TXEN=0, TXD=1. The
following
CRS=CRS100=0,
RX_DV=RX_ER=0.
NOCRC Does not append CRC to transmitted
frames when set; allows software to insert the
desired CRC. Defaults to 0 (CRC inserted).
external
inputs
are
blocked:
COL=COL100=0,
PAD_EN When set, the LAN91C100 will pad
transmit frames shorter than 64 bytes with 00.
Does not pad frames when reset.
STP_SQET Stop transmission on SQET error.
If set, stops and disables transmitter on SQE
test error. Does not stop on SQET error and
transmits next frame if clear. Defaults low.
FORCOL When set, the transmitter will force a
collision by not deferring deliberately. After the
collision this bit is reset automatically. This bit
defaults low to normal operation.
FDUPLX
When set it enables full duplex
operation. This will cause frames to be received
if they pass the address filter regardless of the
source for the frame. When clear the node will
not receive a frame sourced by itself.
LOOP Loopback. General purpose output port
used to control the LBK pin. Typically used to
put the PHY chip in loopback mode.
MON_CSN
When set, the LAN91C100
monitors carrier while transmitting. It must see
its own carrier by the end of the preamble. If it
is not seen, or if carrier is lost during
transmission, the transmitter aborts the frame
TXENA Transmit enabled when set. Transmit
is disabled if clear. When the bit is cleared, the
LAN91C100
will
complete
the
current
transmission before stopping. When stopping
due to an error, this bit is automatically cleared.
23