欢迎访问ic37.com |
会员登录 免费注册
发布采购

LAN9117-MT 参数 Datasheet PDF下载

LAN9117-MT图片预览
型号: LAN9117-MT
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能单芯片10/100非PCI以太网控制器 [HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER]
分类和应用: 外围集成电路数据传输控制器PC局域网以太网局域网(LAN)标准以太网:16GBASE-T通信时钟
文件页数/大小: 131 页 / 1539 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号LAN9117-MT的Datasheet PDF文件第70页浏览型号LAN9117-MT的Datasheet PDF文件第71页浏览型号LAN9117-MT的Datasheet PDF文件第72页浏览型号LAN9117-MT的Datasheet PDF文件第73页浏览型号LAN9117-MT的Datasheet PDF文件第75页浏览型号LAN9117-MT的Datasheet PDF文件第76页浏览型号LAN9117-MT的Datasheet PDF文件第77页浏览型号LAN9117-MT的Datasheet PDF文件第78页  
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller  
Datasheet  
BITS  
DESCRIPTION  
TYPE  
DEFAULT  
14  
Interrupt Deassertion Interval Clear (INT_DEAS_CLR). Writing a one  
to this register clears the de-assertion counter in the IRQ Controller, thus  
causing a new de-assertion interval to begin (regardless of whether or  
not the IRQ Controller is currently in an active de-assertion interval).  
13  
12  
Interrupt Deassertion Status (INT_DEAS_STS). When set, this bit  
indicates that the INT_DEAS is currently in a deassertion interval, and  
any interrupts (as indicated by the IRQ_INT and INT_EN bits) will not be  
delivered to the IRQ pin. When cleared, the INT_DEAS is currently not  
in a deassertion interval, and enabled interrupts will be delivered to the  
IRQ pin.  
SC  
0
0
Master Interrupt (IRQ_INT). This read-only bit indicates the state of the  
internal IRQ line. When set high, one of the enabled interrupts is  
currently active. This bit will respond to the associated interrupts  
regardless of the IRQ_EN field. This bit is not affected by the setting of  
the INT_DEAS field.  
RO  
11-9  
8
Reserved  
RO  
-
IRQ Enable (IRQ_EN) – This bit controls the final interrupt output to the  
IRQ pin. When cleared, the IRQ output is disabled and will be  
permanently deasserted. This bit only controls the external IRQ signal,  
and has no effect on any of the internal interrupt status bits.  
R/W  
0
7-5  
4
Reserved  
RO  
-
IRQ Polarity (IRQ_POL) – When cleared, enables the IRQ line to  
function as an active low output. When set, the IRQ output is active high.  
When IRQ is configured as an open-drain output this field is ignored,  
and the interrupt output is always active low.  
R/W  
0
NASR  
3-1  
0
Reserved  
RO  
-
IRQ Buffer Type (IRQ_TYPE) – When cleared, enables IRQ to function  
as an open-drain buffer for use in a Wired-Or Interrupt configuration.  
When set, the IRQ output is a Push-Pull driver. When configured as an  
open-drain output the IRQ_POL field is ignored, and the interrupt output  
is always active low.  
R/W  
0
NASR  
Revision 1.1 (05-17-05)  
SMSC LAN9117  
DATA7S4HEET  
 复制成功!