Table 35 - Reset Function Table
RESET CONTROL
REGISTER/SIGNAL
Interrupt Enable Register
Interrupt Identification Reg.
FIFO Control
RESET STATE
RESET
All bits low
RESET
Bit 0 is high; Bits 1-7 low
RESET
All bits low
Line Control Reg.
RESET
All bits low
MODEM Control Reg.
Line Status Reg.
RESET
All bits low
RESET
All bits low except 5, 6 high
MODEM Status Reg.
TXD1, TXD2
RESET
Bits 0 - 3 low; Bits 4-7 input
RESET
High
INTRPT (RCVR errs)
RESET/Read LSR
Low
INTRPT (RCVR Data Ready) RESET/Read RBR
Low
INTRPT (THRE)
OUT2B
RESET/ReadIIR/Write THR
Low
RESET
RESET
RESET
RESET
High
RTSB
High
DTRB
High
OUT1B
High
RCVR FIFO
RESET/
All Bits Low
FCR1*FCR0/_FCR0
XMIT FIFO
RESET/
All Bits Low
FCR1*FCR0/_FCR0
80