DIGITAL INPUT REGISTER (DIR)
Address 3F7 READ ONLY
This register is read-only in all modes.
PC/AT Mode
7
6
5
4
3
2
1
0
DSK
CHG
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
BIT 0-6 UNDEFINED
BIT 7 DSKCHG
The data bus outputs D0 - 6 will remain in a
high impedance state during a read of this
register.
This bit monitors the pin of the same name and
reflects the opposite value seen on the disk
cable.
PS/2 Mode
7
6
1
5
1
4
1
3
1
2
1
0
DSK
CHG
DRATE DRATE nHIGH
SEL1
SEL0 nDENS
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
1
software reset and are set to 250 Kbps after a
hardware reset.
BIT 0 nHIGH DENS
This bit is low whenever the 500 Kbps or 1 Mbps
data rates are selected, and high when 250
Kbps and 300 Kbps are selected.
BIT 3-6 UNDEFINED
Always read as a logic "1"
BIT 1 and 2 DATA RATE SELECT
These bits control the data rate of the floppy
BIT 7 DSKCHG
controller.
corresponding to the individual data rates. The
data rate select bits are unaffected by
See Table 11 for the settings
This bit monitors the pin of the same name and
reflects the opposite value seen on the disk
cable.
a
29
SMSC [ SMSC CORPORATION ]
