欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37C672-MS 参数 Datasheet PDF下载

FDC37C672-MS图片预览
型号: FDC37C672-MS
PDF下载: 下载PDF文件 查看货源
内容描述: [Multifunction Peripheral, CMOS, PQFP100, ROHS COMPLIANT, QFP-100]
分类和应用: 控制器
文件页数/大小: 173 页 / 955 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37C672-MS的Datasheet PDF文件第4页浏览型号FDC37C672-MS的Datasheet PDF文件第5页浏览型号FDC37C672-MS的Datasheet PDF文件第6页浏览型号FDC37C672-MS的Datasheet PDF文件第7页浏览型号FDC37C672-MS的Datasheet PDF文件第9页浏览型号FDC37C672-MS的Datasheet PDF文件第10页浏览型号FDC37C672-MS的Datasheet PDF文件第11页浏览型号FDC37C672-MS的Datasheet PDF文件第12页  
Enhanced Super I/O Controller with Fast IR
Datasheet
Table 12.1 - Parallel Port Connector .............................................................................................................................81
Table 12.2 - EPP Pin Descriptions................................................................................................................................86
Table 12.3 - ECP Pin Descriptions................................................................................................................................89
Table 12.4 - ECP Register Definitions...........................................................................................................................90
Table 12.5 - Mode Descriptions ....................................................................................................................................90
Table 12.6A - Extended Control Register......................................................................................................................95
Table 12.7 - Forward Channel Commands (HostAck Low) Reverse Channel Commands (PeripAck Low) .................97
Table 12.8 - FDC Parallel Port Pins ............................................................................................................................101
Table 13.1 - PC/AT and PS/2 Available Registers.......................................................................................................103
Table 13.2 - State of System Pins in Auto Powerdown................................................................................................104
Table 13.3 - State of Floppy Disk Drive Interface Pins in Powerdown..........................................................................104
Table 14.1 - IRQSER Sampling Periods ....................................................................................................................108
Table 15.1 - GP Index and Data Register ...................................................................................................................110
Table 15.2- Index and Data Register Normal (Run) Mode...........................................................................................110
Table 17.1 - ISA I/O Address Map ..............................................................................................................................113
Table 17.2 - Host Interface Flags................................................................................................................................113
Table 17.3 - Status Register .......................................................................................................................................115
Table 17.4 - Resets ....................................................................................................................................................116
Table 19.1 - Configuration Registers ..........................................................................................................................123
Table 19.2 - Chip Level Registers...............................................................................................................................125
Table 19.3 - Logical Device Registers.........................................................................................................................128
Table 19.4 - I/O Base Address Configuration Register Description..............................................................................130
Table 19.5 - Interrupt Select Configuration Register Description .................................................................................131
Table 19.6 - DMA Channel Select Configuration Register Description.........................................................................131
Table 19.7 - Floppy Disk Controller, Logical Device 0 [Logical Device Number = 0x00]...............................................133
Table 19.8 - Parallel Port, Logical Device 3 [Logical Device Number = 0x03] ..............................................................134
Table 19.9 - Serial Port 1, Logical Device 4 [Logical Device Number = 0x04]..............................................................135
Table 19.10 - Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]............................................................136
Table 19.11 - KYBD, Logical Device 7 [Logical Device Number = 0x07] .....................................................................137
Table 19.12 - Auxiliary I/O, Logical Device 8 [Logical Device Number = 0x08] ............................................................137
Table 19.13 - nRTS MUXING ....................................................................................................................................139
Table 19.14 - nCTS2 MUXING...................................................................................................................................139
Table 19.15 - nDTR2 MUXING ..................................................................................................................................139
Table 19.16 - nDSR2 MUXING ..................................................................................................................................140
Table 19.17 - nDCD2 MUXING ..................................................................................................................................140
Table 19.18 - nRI2 MUXING ......................................................................................................................................140
Table 19.19 - DRQ3 MUXING....................................................................................................................................140
Table 19.20 - nDACK3 MUXING................................................................................................................................141
Table 19.21 - SER_IRQ MUXING ..............................................................................................................................141
Table 19.22 - PCI_CLK MUXING...............................................................................................................................141
Table 19.23 - DRVDEN1 MUXING.............................................................................................................................141
Table 19.24 - Auxiliary I/O, Logical Device 8 [Logical Device Number = 0x08] ............................................................141
Table 21.1 - ISA Read Timing Parameters ................................................................................................................149
Table 21.2 - EPP 1.9 Data or Address Cycle Timing Parameters ..............................................................................158
Table 21.3 - EPP 1.9 Data or Address Read Cycle Timing Parameters ....................................................................160
Table 21.4 - EPP 1.7 Data or Address Write Cycle Parameters ................................................................................162
Table 21.5 - EPP 1.7 Data or Address Read Cycle Parameters ................................................................................163
Table 23.1 - 100 Pin TQFP Package Parameters .......................................................................................................173
SMSC FDC37C672
Page 8
Rev. 10-29-03
DATASHEET